# Model V151

Embedded PowerPC Slot0 Controller

User's Manual

September 18, 2001

(C) 1997, 1998, 2001 Copyright by KineticSystems Company, LLC Lockport, Illinois All rights reserved

# CONTENTS

INSTALLATION AND SETUP
SLOTO CONFIGURATION
NON-SLOT0 CONFIGURATION2
LOGICAL ADDRESS 3
CLK10 SIGNAL GENERATION4
INSTALLATION5
VXIBUS CONFIGURATION REGISTERS AND OPERATIONAL REGISTERS 6
ID/LOGICAL ADDRESS REGISTER6
DEVICE TYPE REGISTER7
STATUS/CONTROL REGISTER 8
PROTOCOL REGISTER9
WRITE SIGNAL REGISTER10
RESPONSE REGISTER11
DATA LOW REGISTER12
SUFFIX HIGH REGISTER12
SUFFIX LOW REGISTER12
SERIAL NUMBER HIGH REGISTER13
SERIAL NUMBER LOW REGISTER13
MODULE ID REGISTER
INTERRUPT STATUS REGISTER14
INTERRUPT CONTROL REGISTER15
TRIGGER INTERRUPT MASK/TRIGGER INTERRUPT SOURCE REGISTER16
TRIGGER INTERRUPT SOURCE CLEAR REGISTER18
TRIGGER SOURCE REGISTER 18
TRIGGER TIMER CONFIGURATION REGISTER20
RS232 FUNCTION35

## A powerful real-time computer in a VXI controller

#### V151

#### **Features**

- Single-width, C-size Slot-0 controller
- High-performance PowerPC 750 embedded processor with 300 and 400 MHz clock options
- VxWorks<sup>™</sup> operating environment for powerful real-time computing
- Ideal for high-performance data acquisition and control
- Include Ethernet, two RS-232 serial ports real time clock, timers and counters
- Options available with 128 and 256 Mbyte DRAM

### **Typical Applications**

- Aerospace and aircraft testing
- High-performance ATE
- High-performance data acquisition and control
- Applications requiring a realtime kernel

### **General Description**


The V151 is a single-width, C-size, VXIbus module that combines the performance of a PowerPC-based computer with the functionality of a VXI Slot-0 controller. On-board strap options enable this module to be used as a VXI-based processor in non-Slot-0 applications.

Using the VxWorks<sup>TM</sup> run-time kernel, the V151 provides an extremely powerful real-time computing environment. In most applications this controller is connected to a host computer via an Ethernet link, using TCP/IP protocol and VxWorks to communicate with a host computer. The V151 is an ideal real-time embedded controller for Automatic Test Equipment (ATE) applications.

VxWorks supports a wide range of industry standards such as POSIX, ANSI C and ISO networking protocols. Providing strong interoperability, VxWorks integrates these standards with a set of tools specifically designed to meet the requirements of the real-time developer. Note that the Model AL51 VxWorks Board Support Package and the Model AS12 VxWorks OS Runtime License are required for operation under the VxWorks Operating System.

Wind River Systems' VxWorks integrated cross-development environment offers a high-performance operating system with sophisticated networking facilities and a complete set of cross-development tools specifically designed to work with the most popular computer platforms.


Specifications subject to change without notice.



VXI mainframe

Item	Specification
December Online	PowerPC 750 (300 MHz clock)
Processor Options	PowerPC 750 (400 MHz clock)
DRAM Memory	Options available with 128 and 256 Mbyte DRAM
L2 Cache Memory	Up to 512 kbyte SRAM
Boot Flash Memory	512 kbyte
User Flash Memory	Up to 4 Mbyte
RTC/SRAM/battery	Real-time clock and NVRAM
PMC Slots	Two for 32-bit PMC modules
Ethernet Interface	Ethernet controller
Ethernet interiace	10Base-T on front panel
Serial I/O	2 RS-232 compatible ports
Counters/timers	Four 16-bit, programmable
Additional Features	Reset and abort key, status LEDs, serial PROM for board configuration, voltage sensors,
, todinona. Poddioo	watchdog timer
	+5v 5100 mA
	- 5.2v 200 mA
Power Requirements	- 2v 100 mA
	12v 300 mA
	-12v 300 mA
Environmental and Mechanical	
Temperature range	
Operational	0°C to +50°C
Storage	-25°C to +75°C
Relative humidity	0 to 85%, non-condensing, to 40°C
Cooling requirements	10 CFM
Dimensions	340 mm x 233.35 mm x 30.48 mm (C-size VXIbus)
Front-panel potential	Chassis ground

# V151 Embedded PowerPC Slot-0 Controller



# **Ordering Information**

Model V151-CA11	PowerPC 750-300 Slot-0 Controller, 128 Mbyte DRAM/4 Mbyte Flash/2 PMC
Model V151-CA21	PowerPC 750-300 Slot-0 Controller, 256 Mbyte DRAM/4 Mbyte Flash/2 PMC
Model V151-CB11	PowerPC 750-400 Slot-0 Controller, 128 Mbyte DRAM/4 Mbyte Flash/2 PMC
Model V151-CB21	PowerPC 750-400 Slot-0 Controller, 256 Mbyte DRAM/4 Mbyte Flash/2 PMC
Model V151-C001	PowerPC Technical Reference Manual
Model AL51	VxWorks Board Support Package (required for the VxWorks OS)
Model AS12	VxWorks OS Runtime License (required for the VxWorks OS)

#### **Related Products**

Various disk drives, tape drives and other accessories are available for the V151. Contact the factory for details.

10/3/03

KineticSystems Phone: (815) 838-0005 • FAX: (815) 838-4424 • E-mail: mkt-info@kscorp.com • Web: http://www.kscorp.com

### Installation and Setup

The Model V151 is shipped in an anti-static bag with a styrofoam packing container. Carefully remove the module from its anti-static bag and prepare to set the various options to conform to the operating environment. Make sure that all anti-static precautions are taken to avoid damaging the module.

The V151 consists of a VME Single Board Computer and a VXIbus adapter unit. Both of these cards require various strap and switch selections to be set before installing the module in the VXI chassis. The following chart shows the strap/switch selections along with their default configurations. If any of the user requirements vary from the default configuration, consult the following sections for changing the parameter. The V151 will be referred to as two components, the V151 adapter and the V151 SBC (Single Board Computer). Any reference to switch and strap locations on the V151 adapter can be found in this manual. Any references to strap and switch settings on the V151 SBC can be found in the companion manual for the VME SBC installed in the V151. Please refer to Appendix A of this manual for the location of the straps and switches on the V151 adapter.

Selectable Parameter	
Slot0/Non-Slot0 Configuration	
Logical Address	
System Controller	

Default Value
Slot 0 Configuration
0
Enabled

# **Slot0 Configuration**

The V151 may be configured as a Slot0 controller or as a non-Slot0 controller. The V151 is shipped from the factory as a Slot0 controller. Several strap and switch setting must be set to enable the V151 Slot0 functionality.

The V151 must first be setup as system controller to assume the responsibilities of a Slot0 controller. A switch setting on the V151 must be set and a strap on the SBC must also be installed. The switch on the V151 is labeled SW2 and the switch location of interest is position 1. This switch must be placed in the OPEN (1) position to allow the V151 to function as a Slot0 controller. This switch controls the direction of the VXIbus signals SYSCLK and BCLR. Setting this switch to the CLOSED (0) position enables the V151 to receive the SYSCLK and BCLR signals for non-Slot0 applications. A strap on the V151 SBC must also be set to match the setting on the V151 adapter. If the V151 adapter is configured as a system controller, the V151 SBC must also be configured the same way.

The next selection to be made concerns the VXIbus MODID (Module ID) signal and an internal signal on the V151 indicating Slot0 operation. These selections are made via three of the switch positions of switch SW2. Position 2 controls the internal indication for Slot0 operation.

This switch must be set to the OPEN (1) position for Slot0 operation and CLOSED (0) for non-Slot0 operation. Position 3 of switch SW2 controls the MODID signal 825 ohm pulldown resistor. When the V151 is in a Slot0 position, this switch must be set to the OPEN (1) position to disconnect the resistor from the MODID signal since this resistor is provided on the VXI chassis backplane for the Slot0 position. If the V151 is to operate in a non-Slot0 configuration, this switch must be set to the CLOSED (0) position allowing the pulldown resistor to connect to the MODID signal.

Position 4 of switch SW2 controls the connection of the 16.8Kohm pullup resistor to the MODID signal. When the V151 is configured as a Slot0 device, this switch position must be CLOSED (0) to allow the MODID signal to be terminated with the pullup resistor. When the V151 is to be used in a non-Slot0 configuration, this switch position must be set to the OPEN (1) position to disconnect the pullup resistor from the MODID signal.

The remaining setup of the V151 adapter concerns the VXIbus signal CLK10. The CLK10 signal is a 10 Megahertz timing clock generated by the Slot0 controller. A differential ECL driver drives this signal onto the VXIbus. A set of straps on the V151 adapter controls whether this signal is sourced onto VXI by the internal clock of the V151 or not sourced by the V151. To alter the selection, two straps must be moved. The V151 is configured at the factory to source the CLK10 signal from the internal clock. This is enabled by placing the two CLK10 straps into the INTERNAL position.

This concludes the configuration of the V151 adapter for Slot0 operation. The V151 SBC must also be configured to operate as a system controller. Please refer to the companion SBC manual for strap/switch locations along with a description of changing operating parameters.

# Non-Slot0 Configuration

To setup the V151 as a non-Slot0 device, the module must first be disabled from being the system controller. The system controller function is usually an operation provided by a Slot0 controller. A switch setting on the V151 must be set and a strap on the SBC must also be removed. The switch on the V151 is labeled SW2 and the switch location of interest is position 1. This switch must be placed in the CLOSED (0) position to allow the V151 to function as a non-Slot0 device. This switch controls the direction of the VXIbus signals SYSCLK and BCLR. Setting this switch to the CLOSED (0) position enables the V151 to receive the SYSCLK and BCLR signals for non-Slot0 applications. A strap on the V151 SBC must also be set to match the setting on the V151 adapter. If the V151 adapter is not configured as a system controller, the V151 SBC must also be configured the same way.

The next selections to be made concerns the VXIbus MODID (Module ID) signal and an internal signal on the V151 indicating Slot0 operation. These selections are made via three of the switch positions of switch SW2. Position 2 controls the internal indication for Slot0 operation. This switch must be set to the OPEN (1) position for Slot0 operation and CLOSED (0) for non-Slot0 operation. Position 3 of switch SW2 controls the MODID signal 825 ohm pulldown resistor. When the V151 is in a Slot0 position, this switch must be set to the OPEN (1) position to disconnect the resistor from the MODID signal since this resistor is provided on the VXI chassis backplane for the Slot0 position. If the V151 is to operate in a non-Slot0

configuration, this switch must be set to the CLOSED (0) position allowing the pulldown resistor to connect to the MODID signal.

Position 4 of switch SW2 controls the connection of the 16.8Kohm pullup resistor to the MODID signal. When the V151 is to be used in a non-Slot0 configuration, this switch position must be set to the OPEN (1) position to disconnect the pullup resistor from the MODID signal. When the V151 is configured as a Slot0 device, this switch position must be CLOSED (0) to allow the MODID signal to be terminated with the pullup resistor.

The remaining setup of the V151 adapter concerns the VXIbus signal CLK10. The CLK10 signal is a 10 Megahertz timing clock generated by the Slot0 controller. This signal is driven onto the VXIbus by a differential ECL driver. A set of straps on the V151 adapter controls whether this signal is sourced onto VXI by the internal clock of the V151 or not sourced by the V151. To alter the selection, two straps must be moved. The V151 is configured at the factory to source the CLK10 signal from the internal clock. This is enabled by placing the two CLK10 straps into the INTERNAL position.

This concludes the configuration of the V151 adapter for non-Slot0 operation. The V151 SBC must also be configured to disable the system controller portion of the SBC. Please refer to the companion SBC manual for strap/switch locations along with a description of changing operating parameters.

### **Logical Address**

The V151 may be configured to operate as either a Slot0 controller or a non-Slot0 controller. When the V151 is the Slot0 controller, it must be located in the left-most slot (Slot0) and be set for Logical Address 0. If the V151 is not the Slot0 controller, it may be located in any other slot in the chassis and set for Logical Address 1 through 255. To statically assign a Logical Address to the V151, simply set the 8-position DIP switch to the desired Logical Address in the range of 1 through 254. This sets the Logical Address of the V151 and may only be altered by changing the setting on the DIP switch.

The V151 may also be Dynamically Configured. A device that is Dynamically Configured must have its Logical Address set to 255 (FF<sub>16</sub>). A device that is Dynamically Configured has its Logical Address set by the Resource Manager when the Logical Address Register of the V151 is written. Dynamic Configuration is used to avoid conflicts in setting up a devices' Logical Addresses. The Resource Manager makes use of the a feature of the VXIbus to address the various devices setup at Logical Addresses of 255. This is accomplished by using the MODID (Module Identification) signal, which provides a geographic addressing mechanism to each individual slot location. A normal A16 address space transfer cycle is executed to a device with its MODID signal asserted. This differentiates one device at Logical Address 255 from another. After the device is addressed geographically, it is written with a new Logical Address number assigned by the Resource Manager. Dynamic Configuration eliminates the need to preassign Logical Addresses in a VXI chassis, as long as they are all set to 255 and allocated by the Resource Manager.

The V151 contains a set of 8 DIP switches used to set the Logical Address. These switches represent a binary combination of numbers in the range of 0 to 255. The switch settings are made by depressing each Logical Address switch to the desired location. A switch that is in the OPEN position yields a bit set to a one. A switch that is in the CLOSED position yields a bit set to a zero. The left-most switch corresponds to Logical Address bit 128 and the right-most switch corresponds to Logical Address bit 1. Please refer to Appendix A for the location and setting of the Logical Address switches. The following diagram shows the bit pattern for the A16 Logical Base Address.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	,
1	1	LA 128	LA 64	LA 32	LA 16	LA 8	LA 4	LA 2	LA 1	0	0	0	0	0	0	

Bits 15 and 14 are set to one (VXI defined).

Bits 13 through 6 are user selectable using the Logical Address switches LA128 - LA1. Bits 5 though 0 are set to 0 to indicate the beginning of a 64 byte block.

For statically configured devices, the setting of the Logical Address switches locks the devices' Configuration Registers in A16 address space. Each device has an allocated configuration address space of 64 bytes. The Logical Base Address of a device in A16 address space may then be calculated using the following equation:

A16 Base Address = 0xC000 + (Logical Address shifted left 6 places)

For example, the A16 Base Address of a device set for Logical Address 2 is 0xC080. For a device set to Logical Address 2, the following bit pattern is established for the base address.

1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	1	1	0	0	0	0	0	0	1	0	0	0	0	0	0	0	1

# **CLK10 Signal Generation**

The VXIbus CLK10 signal is a 10 Megahertz differential ECL clock driven onto the bus by the Slot0 controller. If the V151 is used as a Slot0 controller, it must be configured to drive this VXIbus signal. The signal source may be generated internally by the V151.

A set of six straps, located near the P1/P2 connector for VXI, is used to configure the source of the CLK10 signal. This set of straps actually controls the 2 CLK10 signals, +CLK10 and -CLK10. When the straps are installed in the INT (INTERNAL) position, the CLK10 signals are driven by a clock source on the V151. If the V151 is to be located in a non-Slot0 position in the chassis, the CLK10 signals must be disabled from driving CLK10 by placing the 2 sets of straps into the NC (NO CONNECTION) position.

#### Installation

After all the user selectable configuration parameters have been setup, the module may then be inserted into the VXI chassis. If the V151 is configured for Slot0 operation, insert the V151 into the left-most slot (Slot0) of the VXI chassis. For a non-Slot0 configuration, insert the V151 into any slot in the range of 1 through 13.

CAUTION:	TURN OFF MAINFRAME POWER BEFORE INSERTING OR REMOVING A VXIbus MODULE.
WARNING:	REMEMBER TO REMOVE THE INTERRUPT ACKNOWLEDGE AND BUS GRANT DAISY CHAIN JUMPERS BEFORE INSERTING A VXI MODULE

The VXIbus backplane must be properly configured before inserting a VXI module and applying power. The Interrupt Acknowledge jumper must be removed from the slot in which the VXI module is to be inserted. The Bus Grant jumpers must also be removed from the slot in which the VXI module is to be inserted. All unoccupied slot locations must have the Interrupt Acknowledge and Bus Grant jumpers installed so that the interrupt and grant continuity is not disrupted by any open slots. When using backplanes that auto-configure, these steps are not necessary since the installation of a VXI module in the chassis makes the required configuration occur.

### VXIbus Configuration Registers and Operational Registers

The following table shows the various registers located in A16 space for the V151 Slot 0 Controller.


A16 Offset  0016 0216 0416 0616 0816 0A16 0C16 0E16 1016 1216 1416 1616 1816 1A16 1C16 1E16 2016 2216 2416 2616 2816	Write Access Logical Address Register Reserved Status/Control Register Reserved Write Signal Register Reserved Reserved Data Low Register Reserved	Read Access Identification Device Type Register Status/Control Register Reserved Protocol Register Response Register Reserved Data Low Register Reserved
1816	Reserved	Reserved
1C <sub>16</sub>	Reserved	
$1E_{16}$	Reserved	<del></del>
2016	Reserved	
$22_{16}$	Reserved	
2416	Reserved	-
2616	Reserved	
$28_{16}$	Module ID Register	Module ID Register
$2A_{16}$	Reserved	Interrupt Status Register
$2C_{16}$	Interrupt Control Register	Interrupt Control Register
2E <sub>16</sub>	Trigger Interrupt Mask	Trigger Interrupt Source
3016	Trigger Interrupt Source Clear	Reserved
3216	Trigger Source Register	Reserved
3416	Trigger Timer Configuration Register	Reserved
3616	Reserved	Reserved
3816	SBC Slave Mode Configuration	Reserved
3A <sub>16</sub>	Location Monitor Interrupt Control Register	Interrupt Status ID Register
3C <sub>16</sub> 3E <sub>16</sub>	Miscellaneous Control Register Reserved	Read Signal Register Version Number Register

# ID/Logical Address Register

The ID/Logical Address Register is a write/read register located at an offset of  $00_{16}$  from the A16 Logical Base Address. A read operation to this register returns the Device Class, the addressing modes of the devices' operational registers and the Manufacturers' Identification. A write operation to this register address is typically executed by the Resource Manager during a Dynamic Configuration allocation sequence. During the sequence, the Resource Manager allocates a Logical Address to the V151 by writing a logical address value to the least significant eight bits of this register. The format and bit assignments of this register are

shown in the following diagram. Since this register has write-only and read-only bits, two bit patterns are shown.

#### On read transactions:



Extended Mode = A16

KineticSystems' Manufacturer ID = F2916 (3881)

#### Bit(s) Mnemonic

#### 15:14 Device Class

Meaning
These hits are set to reflect th

These bits are set to reflect the Device Class of the V151. This bit combination indicates that the V151 is a Message Based Device.

#### 13:12 Address Space

These bits are set to reflect the addressing mode(s) of the V151's operational registers. Since all the communication registers of the V151 appear in A16 address space, the bits in this field are both set to one.

11:0 Manufacturer

This field reflects the manufacturer of a VXI device. This value is 3881(F29<sub>16</sub>) for KineticSystems.

On write transactions:

Write-only				Not L	Jsed							Logica	i A	ddress				1
	15	14	13	12	11	10	9	8	7	6	5	4		3	2	1	0	1
On write	trans	sactio	ons:													00	)h	

# Bit(s) Mnemonic

Meaning

15:8 Not Used

7:0

These 8 bits are not used. A write operation to these bits has no effect on the V151.

128-LA1

Logical Address 128 through 1 are write-only bits used to set the V151's Logical Address during a Dynamic Configuration cycle executed by the Resource Manager. A Dynamic Configuration sequence is performed on a VXI module when its logical address has been set to 255 (FF<sub>16</sub>).

### Device Type Register

The Device Type Register is a read-only register located at an offset of 02<sub>16</sub> from the A16 Logical Base Address of the V151. This register contains the Model Code of the V151. Since the V151 is an A16-only device, the entire 16-bits of this field is used for the Model Code.

Model Codes for VXI Slot0 devices must be in the range of  $00_{16}$  to  $FF_{16}$ . Model Codes for non-Slot0 devices must be in the range of  $100_{16}$  to  $FFFF_{16}$ . When the V151 is configured for non-Slot0 operation, the Model Code returned in this register is  $151_{16}$ . When the V151 is configured for Slot0 operation, the  $100_{16}$  bit is set to zero, yielding a Model Code of  $51_{16}$ .

V151 Model Codes: 151<sub>16</sub> for non-Slot0 configurations

51<sub>16</sub> for Slot0 configurations

The following diagram shows the bit pattern for the Device Type Register for both Slot0 and non-Slot0 configurations.

#### For Slot0 Configurations:

Read-only	0	0	0	0	0	0	0	0	0	1	0	1	0	0	0	1
,	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															02	h

#### For non-Slot0 Configurations:

															<b>02</b>	h	
;	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-only	0	0	0	0	0	0	0	1	0	1	0	1	0	0	0	1	

### Status/Control Register

The Status/Control Register is a write/read register located at an offset of 04<sub>16</sub> from the A16 Logical Base Address of the V151. This register contains write-only, read-only and write/read bits. This register is used to monitor the Module ID VXI signal, control the assertion of SYSFAIL, control Soft Reset, and check the status of the Power-On Self Test. The following two diagrams show the Status/Control Register, one for read accesses and one for write.

For read operations executed to the Status/Control Register:

	_								_						04	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1
Read-Write	0	MOD	1	1	1	1	1	1	1	1	1	1	RDY	PASS		SFT RST	
Bit(s)	Mn	emon	nic			M	[eani	ng									

	10-			<u> </u>	<u> </u>		<u> </u>		L		INH	KSI	J
Bit(s)	Mnemonic	;	Meani	ng									
15	Not Used	This bit is not	used a	nd re	ad as	a zei	ro.						
14	MODID*	This bit is set line on the Vi selected by the	KI P2	conn	ector.								
13:4	Not Used	These bits are	not us	ed an	d rea	d as	zeros.						
3	READY	Ready is a recompletion of i		-			et to	a or	ne in	dicati	ng s	ucces	sful
2	PASS	Pass is a reacompleted its p	_										

		this bit is set to a zero and the SYSFAIL signal is asserted by the V151.
1	SYS INH	SYSFAIL INHIBIT. Reading this bit as a one indicates that the V151 is prevented from driving the backplane SYSFAIL line.
0	SFT RST	SFT RST This bit is read as a one when the V151 has been placed into the Soft Reset state. Writing this register with this bit set to a zero removes the V151 from the soft reset state.

Write-only		Not Used	INH	RST	
Bit(s) 15:2	Mnemonic Not Used	Meaning These bits are not used for write operations.			
1	SYS INH	SYSFAIL INHIBIT is a write/read bit used to inhibit to asserting the backplane signal SYSFAIL. Setting this disables the assertion of SYSFAIL and a zero enables the	bit	to a	

For write operations executed to the Status/Control Register:

SOFT RESET is a write/read bit used to reset the V151. Setting this bit to a one places the V151 in the soft reset state and writing the bit to a zero removes the V151 from the reset state.

04h


2

### **Protocol Register**

SFT RST

0

The Protocol Register is a read-only register located at an offset of 08<sub>16</sub> from the A16 Logical Base Address of the V151. The Protocol Register is accessed by executing a read to this address location and the Signal Register is accessed by writing to this location. The Protocol Register is used to define the communication capabilities of the Message Based Device. The following diagram shows the bit layout of the Protocol Register of the V151.



Bit(s) Mnemonic Meaning

15 CMDR\* COMMANDER is a read-only bit that is set to a one for a device that only capable of Message Based Servant functions. A zero in this bit location indicates that the device is capable of both Commander and Servant Message Based functions. The V151 sets this bit to a zero indicating it has both Commander and Servant capability.

Bit(s)	Mnemonic	Meaning
14	SGNL-REG*	SIGNAL REGISTER is a read-only bit that is set to a one for a device that does not contain a Signal Register. Devices that contain a Signal Register set this bit to a zero. Since the V151 contains a functional Signal Register, this bit is set to a zero
13	MSTR*	MASTER is a read-only bit that is set to a one for devices that do not have VMEbus mastering capability. A zero for this bit location indicates the device has the ability to become a VMEbus master. The V151 has VMEbus mastering capability and sets this bit to a zero.
12	INTR	INTERRUPTER is a read-only bit that indicates whether the device can generate interrupts. A zero in this bit location indicates no interrupting ability and a one indicates that the device can generate interrupts. The V151 can generate interrupts and sets this bit to a one.
11	FHS*FAST	HANDSHAKE is a read-only bit used to indicate whether a Message based devices' data register supports the Fast Handshake Mode. This bit is set to a one if Fast Handshake is not supported and a zero if Fast Handshake is supported. The V151 does not support the Fast Handshake transfer mode and sets this bit to a one.
10	SHR MEM*	SHARED MEMORY is a read-only bit used to indicate if a device implements shared memory. A zero in this bit location indicates that shared memory is supported and a one indicates that it is not. The V151 does contain some amount of shared memory, but it does not comply with the VXI specification for Shared Memory. Therefore, the V151 sets this bit to a one.
9:0	Not Used	These bits are not used by the V151 and returned as ones.

### Write Signal Register

The Write Signal Register is a write-only register located at an offset of  $08_{16}$  from the A16 Logical Base Address of the V151. A write operation to this register address accesses the Signal Register. This register is used for device to device signaling. This register can be read at offset  $3C_{16}$  in A16 address space. A signal received from a device contains the devices' Logical Address along with a field for device specific information. There are two different formats for the Signal Register, depending on the value of the most significant bit (bit 15). The following two diagrams show the various formats.

Write-only	0			R	Respons	se						Logical	Addres	s		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															U8	h

₩rite-only	0				Event						Į	Logica	l Addres	ss		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
															08	h

The fields shown for the two Signal Register patterns are as follows:

Response: This field reflects bits 14 through 8 of the device's Response Register.

Event: This field reflects the event associated with the signal.

Logical Address: This field reflects the Logical Address of the device generating the signal.

#### Response Register

The Response Register is a read-only register located at an offset of  $0A_{16}$  from the A16 Logical Base Address of the V151. This register is used to return the status of a device's communication registers and their associated functions. The following diagram shows the bit layout for the Response Register on the V151.

0Ah

Read-only	0	1	0	0	ERR*	READ RDY	WRT RDY	1	1	1	1	1	1	1	1	1	
Bit(s)		Inen Iot U	onic sed		T	his bi	t is n		anin ed an		d as a	ı zero	•			<u> </u>	ı
14	N	lot U	sed		$\mathbf{T}$	his bi	t is n	ot use	ed an	d read	d as a	one.					
13:12	N	Not Used  These two bits are not used by the V151 and returned as zeros.  ERR  ERROR is a read-only bit used to signify when an error															
11	E	zeros.															
10	R	EAD	RDY		th Ti M bi	EAD hat the his bid iscell t set clear	ie de t is s aneoi to a c	vice's et to us Co one.	Data a one ntrol After	a Reg e by e Regi the l	gister execu ster v REAI	(s) co ting a with to REA	ontair a writhe S ADY	n dat te ope ET R bit ha	a to eratio EAD	be reon to	ead. the DY
9	V	VRT F	RDY		in D to	RITE dicata ata R the E	ing tl egiste Misce	hat ther(s). ellane	he de This ous (	vice bit i Contr	is re: s set ol Re	ady for to a consister	or da one by r witl	ta tr y exec h the	ansfe cuting SET	ers to gaw: WRI	its rite ITE

#### Model V151

Bit(s) Mnemonic Meaning written, the WRITE READY bit is cleared.

8:0 Not Used These bits are not used by the V151 and read as ones.

### **Data Low Register**

The Data Low Register is a write/read register located at an offset of  $0E_{16}$  from the A16 Logical Base Address of the V151. This register is used communicate data between two Message Based Devices. Accessing this register causes the appropriate flags to be set/cleared in the Response Register. Please refer to the Response Register for additional information.

The following diagram shows the bit pattern for the Data Low Register.

															<b>0</b> E	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Write	0	MOD	4	4	4	4	1	4	4	4	4	4	RDY	PASS	SYS	SFT
Kaan-Aalita		ID*	•	•	•	•	•	'	'	<b>'</b>	•	'	KO1	7 700	INH	RST

Bit(s) Mnemonic Meaning
15:0 W/R15:0 WRITE/READ DATA 15 through 0 are write/read bits used to communicate data between two Message Based Devices.

# Suffix High Register

The Suffix High Register is a read-only register located at an offset of 20<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used in combination with the Suffix Low Register to determine the module model number suffix. The Suffix High Register contains the first two ASCII characters of the suffix and the Suffix Low Register contains the last two characters. The suffix shown is for the V151-CA11 module.

001-

The bit pattern for the Suffix High Register is as follows:

															40	11
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-only	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	1

# Suffix Low Register

The Module Suffix Low Register is a read-only register located at an offset of 22<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used in combination with the Suffix High Register to determine the module model number suffix. The Suffix Low Register contains the last two ASCII characters of the suffix and the Suffix High Register contains the first two characters. The suffix shown is for the V151-CA11 module.

The bit pattern for the Suffix Low Register is as follows:

															20	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-only	0	0	1	1	0	0	0	1	0	0	1	1	0	0	0	1	

### Serial Number High Register

The Serial Number High Register is a read-only register located at an offset of 24<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used in conjunction with the Serial Number Low Register to define the serial number of the V151. The following diagram shows the bit pattern of the Serial Number High Register.

															24	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Bood Only	SN															
Read-Only	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

### Serial Number Low Register

The Serial Number Low Register is a read-only register located at an offset of 26<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used in conjunction with the Serial Number High Register to define the serial number of the V151. The following diagram shows the bit pattern of the Serial Number Low Register.

															24	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-Only	SN																
Reau-Only	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	

### Module ID Register

The Module ID Register is a write/read register located at an offset of 28<sub>16</sub> from the A16 Logical Base Address of the V151. This register is only available when the V151 is configured as a Slot0 device. The Module ID Register is used to control the MODID geographic addressing lines on the VXI P2 connector. Each of the 13 slots of a VXI chassis has an individual line that can be asserted and monitored through the Module ID Register. Before any of the MODID lines can be asserted by the V151, the Output Enable bit (bit 13) of this register must be set to a one. When the outputs are enabled, setting a MODID bit location to a one asserts the corresponding MODID signal.

The data read from this register does not necessarily reflect the data written. Instead, a read of this register returns the actual state of the MODID signals on the VXI backplane.

The following diagram shows the bit pattern for the Module ID Register.

									-						28	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-Write	0	0	MID														
1/080-41160		"	ENA	12	11	10	9	8	7	6	5	4	3	2	1	0	

Bit(s). 15:14	<b>Mnemonic</b> Not Used	Meaning These bits are not used and read as ones.
13	MID ENA	MODID OUTPUT ENABLE is a write/read bit used to enable/disable the V151 from driving the MODID signals. Setting this bit to a one enables the drivers and a zero disables them.
12:0	MID12:0	MODULE ID 12 through 0 is write/read bits used to assert and monitor the 13 MODID signals. Writing a bit to a one asserts the corresponding module's MODID signal.

### Interrupt Status Register

The Interrupt Status Register is a read-only register located at an offset of  $2A_{16}$  from the A16 Logical Base Address of the V151. The contents of this register are enabled onto the VMEbus during an interrupt acknowledge cycle. This register contains the Logical Address of the V151 in the lower 8-bits of the register and the upper 8-bits contains the cause/status of the interrupt. The lower 8-bits of this register return the Logical Address of the V151 only for interrupt acknowledges cycles. An I/O read of this field returns all 8-bits set to ones.

The V151 has two interrupt sources. One of the sources is from a preselected VXI Trigger input and the other source is from Location Monitors. The VXI interrupt sources are enabled through the Trigger Interrupt Mask Register located at offset  $2E_{16}$ . The Location Monitor interrupt sources are enabled through the Location Monitor Interrupt Control Register located at an offset of  $3A_{16}$ . These two registers must be appropriately enabled before the V151 can generate an interrupt source. The interrupt source(s) may then generate a VXI interrupt request when interrupts are enabled in the Interrupt Control Register located at an offset of  $2C_{16}$ .

The interrupt acknowledges cycle executed by the Interrupt Handler reads a 16-bit value from the V151. The lower 8-bits of this data reflects the Logical Address of the device generating the interrupt. The upper 8-bits reflects the cause of the interrupt. Of the upper 8-bits, only 2 of them are used by the V151. Once an interrupt acknowledges cycle occurs, the interrupt source bits that were set in this register when the interrupt vector was read are reset to zero. This will also occur when the Interrupt Status Register is read.

The format of the Interrupt Status Register is as follows:

															2A	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	:
Read-Only	0	0	0	0	0	0	LOC	TRG	LA	LA	LA	LA	LA	LA	LA	LA	
						•	MON	IN	128	64	32	16	8	4	2	1	

Bit(s) 15:10	Mnemonic Not Used	Meaning These bits are not used and read as zeros.
9	LOC MON	LOCATION MONITOR INTERRUPT SOURCE is a read-and- clear bit that is set when an interrupt source is generated by one of the Location Monitor Interrupts enabled in the Location Monitor Interrupt Control Register. To find out the actual cause of the location monitor interrupt, the Location Monitor Interrupt Control Register must be consulted.
8	TRG IN	TRIGGER IN INTERRUPT SOURCE is a read-and-clear bit that is set when an interrupt source is generated by one of the enabled trigger input interrupt sources in the Trigger Interrupt Mask Register. To find out the actual cause of the trigger input interrupt, the Trigger Interrupt Source Register must be consulted.
7:0	LA128:1	LOGICAL ADDRESS 128 through 1 return the Logical Address of the V151 during an interrupt acknowledge cycle to the V151. An I/O read of these bits return all ones.

# **Interrupt Control Register**

The Interrupt Control Register is a write/read register located at an offset  $2C_{16}$  from the A16 Logical Base Address of the V151. This register is used to configure the V151 for interrupt sourcing. The Interrupt Request Level, Interrupt Enable, and Interrupt Source Mask are contained in this register.

The format and description of the Interrupt Control Register are shown in the following diagram.

															20	<b>h</b>
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Write	rito 4	4	4	4		4	LOC	TRG	IR	4	IRQ	ORQ	IRQ	4		4
TOBU-WIILE	•	•		•	'	'	MON*	IN.	ENA*	•	S3	S2	S1	'	]	1

Bit(s)	Mnemonic	Meaning
5:10	Not Used	These bits are not used and read as ones.

Bit(s) 9	Mnemonic LOC MON*	Meaning LOCATION MONITOR INTERRUPT ENABLE is a write/read bit used to enable and disable the generation of a VXI interrupt when one of the Location Monitor interrupt sources are enabled in the Location Monitor Interrupt Control Register. Setting this bit to a one disables the Location Monitor interrupts and a zero enables the interrupt.
8	TRG IN*	TRIGGER IN INTERRUPT ENABLE is a write/read bit used to enable and disable the generation of a VXI interrupt when one of the enabled interrupt sources in the Trigger Interrupt Mask is generated. Setting this bit to a one disables the interrupts and a zero enables the interrupt.
7	IR ENA*	INTERRUPT REQUEST ENABLE is a write/read bit used to enable/disable the V151 from generating an interrupt request to the VMEbus. Setting this bit to a one disables the V151 from generating an interrupt request and a zero enables the interrupt request.
6	Not Used	This bit is not used and read as a one.
5:3	IRQS3:1	INTERRUPT REQUEST SELECT 3 through 1 are write/read bits used to select the desired interrupt request level that the V151 asserts when an interrupt is sourced.

The following chart shows the interrupt request level selections.

	IRQ S3	IRQ S2	IRQ S1	Interrupt Request Level
	0	0	0	IRQ7
	0	0	1	IRQ6
	0	1	0	IRQ5
	0	1	1	IRQ4
	1	0	0	IRQ3
	1	0	1	IRQ2
	1	1	0	IRQ1
	1	1	1	Disconnected
2:0	Not Used	The	se bits are n	ot used and read as ones.

# Trigger Interrupt Mask/Trigger Interrupt Source Register

The Trigger Interrupt Mask/Trigger Interrupt Source Register is located at an offset of  $2E_{16}$  from the A16 Logical Base Address of the V151. This register serves two purposes, depending

7:0

on the direction of the transfer. A write operation to this register address accesses the Trigger Interrupt Mask Register. This register is used to enable and disable interrupts to the VXI bus on the occurrence of a trigger condition. Trigger conditions include the 8 VXI TTL Trigger lines, the two ECL VXI Trigger lines, and the one front-panel mounted Trigger I/O connector. A mask bit is set to a one to enable the interrupt source and set to a zero to disable the source.

The second register at this address is the Trigger Interrupt Source Register. This read-only register is used to determine which trigger event caused the interrupt source. Each bit read as a one was involved in generating the trigger interrupt source. After an interrupt has been generated and acknowledged, the Trigger Interrupt Source Clear Register must be written with data to clear the individual interrupt source.

2Eh

The following two diagrams show the two registers.

Trigger Interrupt Mask Register (Write-Only):

	15	14	13	12	9	8	7	6	5	4	3	2	1	0	1 1 1	
Maria Onto	Not Used				ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	ΠL	TTL		
Write-Only					TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0		
Bit(s) 15:12			e <b>mon</b> : Used	ic			ts are	Mea e not the V	used		settin	g the	m to	ones	does not have	
9:8		ECL	TG1:	0	ECL TRIGGER 1 and 0 are write-only bits used to enable the generation of a VXI interrupt when the corresponding VXI ECL Trigger line is asserted. A bit set to a one enables the interrupt source and a zero disables the interrupt source.											

TTL TRIGGER 7 and 0 are write-only bits used to enable the generation of a VXI interrupt when the corresponding VXI TTL Trigger line is asserted. A bit set to a one enables the interrupt

source and a zero disables the interrupt source.

Trigger Interrupt Source Register (read-only):

TTL TG1:0

														2Eh
	· 15	14	13	12	9	8	7	6	5	4	3	2	1	0
Pand Only	0	_	0	0	ECL	ECL	TTL	TTL	TTL	ΠL	TTL	TTL	TTL	TTL
Read-Only	0	0	0		TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0

Bit(s) 15:12	<b>Mnemonic</b> Not Used	Meaning These bits are not used and read as zeros.
9:8	ECL TG1:0	ECL TRIGGER INTERRUPT 1 and 0 are read-only bits that are read as a one when the V151 has received the assertion of

Bit(s)	Mnemonic	Meaning the corresponding VXI ECL Trigger line and the Interrupt Mask bit was enabled. Reading this bit as a zero indicates that the ECL Trigger line is not generating an interrupt source.
9:8	TTL TG7:0	TTL TRIGGER INTERRUPT 7 through 0 are read-only bits that are read as a one when the V151 has received the assertion of the corresponding VXI TTL Trigger line and the Interrupt Mask bit was enabled. Reading this bit as a zero indicates that the TTL Trigger line is not generating an interrupt source.

### Trigger Interrupt Source Clear Register

The Trigger Interrupt Source Cleat Register is a write-only register located at an offset of 30<sub>16</sub> from the A16 Logical base Address of the V151. This register is used to clear the Interrupt Source bits in the Trigger Interrupt Source Register once they have been set by the receipt of a preselected trigger input. Any bit location set to a one when writing to this register clears the corresponding Interrupt Source bit. Any bit set to a zero has not effect on the Interrupt Source. The following diagram shows the bit layout for the Trigger Interrupt Source Clear Register.

	15	14	13	12	10	9	8	7	6	5	4	3	2	1	0	
Write-Only		Not l	lsed		FP	ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	
					TGA	TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	
Bit(s) 15:12		emo: Use				ese bir ct on	ts are		_	Any	write	e to tl	nese l	oit loc	ation	have no
9:8	EC	L TG	1:0		wri	te-on]	ly bit	s use	ed to	clea	r the	corr		nding	ECI	nd 0 are L trigger
7:0	TTI	L TGʻ	7:0		are	write	e-only	bits	used	to cle	ear tl	ne coi		ondin	g TT	nrough 0 L trigger

# Trigger Source Register

The Trigger Source Register is a write-only register located at an offset of 32<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used to source the VXI ECL, VXI TTL. This register allows the trigger signals to be either asserted, negated or pulsed. The binary

combination of bits 15 and 14 of this register determine what action is to be taken on the selected trigger signals. The following chart shows the binary combination of the control bits and the effect they have on the selected trigger signals.

CNTL1	CNTL0	Effect On Trigger Signal
0	0	Assertion
0	1	Negation
1	0	Pulse
1	1	Reserved

When a trigger is asserted through the Trigger Source Register, it remains asserted until either a reset condition occurs or the Trigger Source Register is written to negate the trigger signal. A pulsed output lasts for approximately 1.5 microseconds.

The following diagram shows the bit pattern for the Trigger Source Register.

	_													32h	
	15	14	13	12	9	8	7	6	5	4	3	2	1	0	
196-ita O-1.	ON	TL 1	A1-A	Used	ECL	ECL	TTL	ΠL	TTL	TTL	TTL	TTL	TTL	TTL	
Write-Only	CN		Mot		TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	
Bit(s) 15:14		Mne CNT	mon L1:0	ic	ope bin on req	ration ary co the se	OL 1 n to b ombir electe	e per nation d tri	0 and formed a formed	ed on nese l signa	the r pits d ls. T	eque: etern 'he pi	sted t nine v reviou	rigge vhat is cha	to define the r signal. The action to take art shows the see the trigger
13:12		Not 1	Used			se bi tern.	ts ar	e no	t use	d and	d ma	y be	writt	en w	vith any data
9:8		ECL .	TG1:	0	region to a	L TRI	to allocur to who	ow the	e sele VXI riting	ected ECL	oper: Trigg	ation ger li	speci nes.	fied l Any	by the control trigger bit set effect on the
7:0		TTL	TG7:	0	this con bit	regi trol b	ster its to a ze	to all occu ero w	low t r to t hen v	he se he V	electe XI TI	d ope L Tr	ratio igger	n spe lines	en writing to ecified by the . Any trigger s no effect on

### **Trigger Timer Configuration Register**

The Trigger Timer Configuration Register is a write-only register located at an offset of 34<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used to configure the timer interval and specify the trigger signals to assert once the Trigger Timer expires. The Trigger Timer, which is a 32-bit modulo-n type counter, can be tied to any or all of the trigger signals. At a predetermined interval, the enabled trigger signals are pulsed for a period of approximately 1.5 microseconds.

The actual register accessed through this A16 address offset is determined by the four most significant bits of the Miscellaneous Control Register at offset 3C<sub>16</sub>. The binary combination of these four bits specify the register to be accessed as shown in the following table.

RSEL3	RSEL2	RSEL1	RSEL0	Register Accessed
0	0	0	0	Trigger Timer Low
0	0	0	1	Trigger Timer High
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	Reserved
0	1	0	1	Reserved
0	1	1	0	Reserved
0	1	1	1	Reserved
1	0	0	0	Trigger Timer Control
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

A Trigger Timer is configured by first loading the Trigger Timer High Register and Trigger Timer Low Register. The Trigger Timer Low Register is used in conjunction with the Trigger Timer High Register for establishing the timer interval. This 32-bit counter is programmable from 2 microseconds to 429 seconds in 100 nanosecond increments. The data value loaded into the combination of the Trigger Timer Low and High Registers is the number of 100 nanosecond increments between trigger assertions. For example, to obtain a interval of 1 millisecond, the 32-bit timer must be loaded with data set to 10000 (2710<sub>16</sub>). Therefore, the Trigger Timer High Register is loaded with 0 and the Trigger Timer Low Register is loaded with 10000 (2710<sub>16</sub>).

The following diagram shows the bit pattern for the Trigger Timer High Register.

															34	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Maries Only	TMR															
Write-Only	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

#### Bit(s) Mnemonic Meaning

15:0 TMR31:16

TIMER DATA 31 through 16 are write-only bits used to establish the interval at which trigger signals are asserted. This register is used in combination with the Trigger Timer Low Register to determine the number of 100 nanosecond increments between trigger assertion.

o 41.

The following diagram shows the bit pattern for the Trigger Timer Low Register.

															34	n
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
184-4- O-1-	TMR															
Write-Only	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Bit(s) Mnemonic

e Meaning

15:0 TMR15:0

TIMER DATA 15 through 0 are write-only bits used to establish the interval at which trigger signals are asserted. This register is used in combination with the Trigger Timer High Register to determine the number of 100 nanoseconds increments between trigger assertion.

The Trigger Timer Control Register contains an enable bit which allows the timer to operate. This register also contains the 10 trigger source bits which determine the trigger signals to assert once the timer expires. Any trigger signal bit set to a one in this register is asserted once the timer expires. The following diagram shows the bit layout for the Trigger Timer Register.

														34h	
	15	14	13	12	9	8	7	6	5	4	3	2	1	0	
Maiso Only	TMR		lot Use	4	ECL	ECL	TTL								
Write-Only	ENA	ľ	401 038	u	TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	l

#### Bit(s) Mnemonic Meaning

15 TMR ENA

TIMER ENABLE is a write-only bit used to enable and disable the timer from operating. Setting this bit to a one enables the timer and a zero disables the timer.

14:12 Not Used

These bits are not used and may be written with any data pattern.

- 9:8 ECL TG1:0 VXI ECL TRIGGER1 and 0 are write-only bits used to enable the assertion of the corresponding VXI ECL Trigger signal once the timer expires. A zero in a bit location prevents the signal from being asserted once the timer expires.
- 7:0 TTL TG7:0 VXI TTL TRIGGER7 through 0 are write-only bits used to enable the assertion of the corresponding VXI TTL Trigger signal once the timer expires. A zero in a bit location prevents the signal from being asserted once the timer expires.

#### SBC Slave Mode Enable Register

The SBC (Single Board Computer) Slave Mode Enable Register is a write-only register located at an offset of 38<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used to enable accesses to the SBC slave mode functions. Please refer to the SBC manual for additional information on enabling these accesses on the SBC.

The V151's SBC can respond as a slave on the VXIbus. The V151 can respond to 32 megabyte block of extended space addresses (A32 address space). The RAM on the SBC can be accessed in both standard and extended address space. The short address space is used to access the mailbox of the SBC.

This register provides access to setup and enable the VXIbus transfers to the SBC as a slave. There are three individual address specifications and enables to control the three address spaces. The binary combination of the most significant two bits of this register are used to select which address configuration is written. The following chart shows the address configuration selection.

CNTL1	CNTL0	Address Configuration Register
0	0	A32 Address
1	1	Reserved

The following diagrams show the bit patterns for the three Address Configuration Registers. The two most significant bits must be set as shown in the bit patterns to access the indicated register. The ENABLE bit in each of the registers is used to enable or disable the specified slave address space. Setting the bit to a one enables the address space and disabled by setting this bit to a zero. The address bit specifications for each register represent the VME address bits that are used during the compare to determine the address match for the selected address space.

The following diagram shows the bit pattern for the A32 Address Configuration Register.

Write-Only	0	0		N	ot Use	d		ENA	A31	A30	A29	A28	A27	A26	A25	A24
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

### Location Monitor Interrupt Control Register

The Location Monitor Interrupt Control Register is a write/read register located at an offset of 3A<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used to enable/disable the generation of an interrupt to VXI when an access is made to the Message Based communication registers. This includes a write to the Signal Register, a write to the Data Register, a read from the Data Register, or a Message Based Device ERROR is encountered. This register contains an interrupt enable bit for each of the four sources along with four bits used to clear the interrupt source.

The following diagram shows the bit layout of the Location Monitor Interrupt Control Register.

															or.	711	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1 1
Read/Write	_								£00	WRT	RD	WRT	ERR	WDAT	RDAT	WSGL	
Keadyanite	Ů	U	U		U	"	ľ	"	ERR	DATA	DATA	SGNL	IE	IE	IE	IE	l

#### Bit(s) Mnemonic

#### Meaning

15:8 Not Used These bits are not used and read as zeros.

7 ERR ERROR INTERRUPT SOURCE is a write/read bit which is used to read and to clear the interrupt source generated from an ERROR interrupt. Reading this bit as a one indicates an interrupt source is pending from this ERROR source. A write operation with this bit set to a one clears the interrupt source.

6

WRT DATA WRITE DATA INTERRUPT SOURCE is a write/read bit used to read and to clear the interrupt source generated from writing to the Data Register during a Message Based device transaction. Reading this bit as a one indicates an interrupt source is pending from the Write Data Register source. A write operation with this bit set to a one clears the interrupt source.

5 RD DATA READ DATA INTERRUPT SOURCE is a write/read bit used to read and to clear the interrupt source generated from reading the Data Register during a Message Based Device transaction. Reading this bit as a one indicates an interrupt source is pending from a Read Data Register source. A write operation with this bit set to a one clears the interrupt source.

4

WRT SGNL SIGNAL INTERRUPT SOURCE is a write/read bit used to read and to clear the interrupt source generated from writing the Signal Register during a Message Based Device transaction. Reading this bit as a one indicates that an interrupt source is pending from a write to the Signal Register. A write operation with this bit set to a one causes the interrupt source to be cleared.

3 ERR IE ERR INTERRUPT ENABLE is a write-only bit used to enable and disable the generation of an interrupt source when an error is encountered during a Message Based Device transaction. Setting this bit to a one enables the interrupt source and a zero disables the source.

- WRITE DATA INTERRUPT ENABLE is a write-only bit used to enable/disable the generation of an interrupt source when the Data Register is written during a Messaged Based Device transaction. Setting this bit to a one enables the interrupt source and a zero disables the source.
- READ DATA INTERRUPT ENABLE is a write-only bit used to enable/disable the generation of an interrupt source when the Data Register is read during a Message Based Device transaction. Setting this bit to a one enables the interrupt source and a zero disables the source.
- O SGNLIE WRITE SIGNAL INTERRUPT ENABLE is a write-only bit used to enable/disable the generation of an interrupt source when the Signal Register is written during a Message Based Device transaction. Setting this bit to a one enables the interrupt source and a zero disables the source.

#### Interrupt Status ID Register

The Interrupt Status ID Register is a read-only register located at an offset of  $3A_{16}$  from the A16 Logical Base Address of the V151. This register is used to read the 16-bits of data received from the V151 during an interrupt acknowledge cycle on the VXIbus. Since the SBC only supports an 8-bit interrupt vector, an external mechanism has been provided to latch the entire 16-bit of interrupt vector information. The following diagram shows the bit pattern for the Interrupt Status ID Register.

									,						3A	.h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-Only	ISRC	LA	LA	LA	LA	LS	LA	LA	LA								
Read-Only	7	6	5	4	3	2	1	0	128	64	32	16	8	4	2	1	

#### Bit(s) Mnemonic Meaning

- 15:8 ISRC7:0 INTERRUPT SOURCE 7 through 0 are read-only bits which reflect the interrupt source bits set by then interrupting VXI module during the interrupt acknowledge cycle.
- 7:0 LA128:1 LOGICAL ADDRESS 128 through 1 are read-only bits used to determine the Logical Address of the interrupting VXI module.

#### Miscellaneous Control Register

The Miscellaneous Control Register is a write-only register located at an offset of 3C<sub>16</sub> from the A16 Logical Base Address of the V151. This register is used to set and clear the ERR bit in the

Response Register of the V151, to set the WRITE READY and READ READY bits in the Response Register, and to control which buried register is accessed through the Trigger Timer Configuration Register address. The following diagram shows the bit pattern for the Miscellaneous Control Register.

															30	Ch
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Marian Only	RESL	RESL	RESL	RESL	MFG				Nat Haa				SET	SET	SET	CLR
Write-Only	3	2	1	0	BIT			,	Not Use	a			WRDY	RRDY	ERR	ERR

#### Bit(s) Mnemonic Meaning

15:12. RSEL3:0 REGISTER SELECT3 through 0 are write-only bits used to specify which buried register is to be accessed when writing to the Trigger Timer Configuration Register as shown in the following table.

RSEL3	RSEL2	RSEL1	RSEL0	Register Accessed
0	0	0	0	Trigger Timer Low
0	0	0	1	Trigger Timer High
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	Reserved
0	1	0	1	Reserved
0	1	1	0	Reserved
0	1	1	1	Reserved
1	0	0	0	Trigger Timer Control
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

- MFG BIT MANUFACTURING BIT is write-only bit used to test the V151 during the manufacturing process. This bit must be set to a zero when writing to this register.
- 10:4 Not Used These bits are not used and must be set to zeros.
- 3 SET WRDY SET WRITE READY is a write-only bit used to set the WRITE READY bit in the Response Register to a one.
- 2 SET RRDY SET READ READY is a write-only bit used to set the READ READY bit in the Response Register to a one.
- SET ERROR is a write-only bit used to set the ERROR bit in the Response Register to a one.

O CLR ERR CLEAR ERROR is a write-only bit used to clear the ERROR bit in the Response Register to a zero.

#### Read Signal Register

The Read Signal Register is a read-only register located at an offset of  $3C_{16}$  from the A16 Logical Base Address of the V151. A write operation to the Signal Register is addressed to offset  $08_{16}$ . This register is used for device to device signaling for message based devices. A signal received from a device contains the devices' Logical Address along with a field for device specific information. There are two different formats for the Signal Register, depending on the value of the most significant bit (bit 15). The following two diagrams show the various formats.

Read-Only	0			Event						ļ	Logic	al A	ddres	s		
	15	14	13	12 11	10	9	8	7	6	5	4	1	3	2	3C	Ch 0
Read-Only	0			Respons	S <del>0</del>				······································		Logic	al A	ddres	S		
:	15	14	13	12 11	10	9	8	7	6	5	4	:	3	2	1	0
															30	h

The fields shown for the two Signal Register patterns are as follows:

Response: This field reflects bits 14 through 8 of the device's Response Register.

Event: This field reflects the event associated with the signal.

Logical Address: This field reflects the Logical Address of the device generating the signal.

#### Version Number Register

The Version Number Register is a read-only register located at an offset of  $3E_{16}$  from the A16 Logical Base Address of the V151. This register is read to determine the revision number of the V151's firmware and hardware. The initial revision of the V151 has a firmware revision level of 1.0 and a hardware version of 1.0. The following two diagrams show the various fields of the Version Number Register along with a bit pattern for the initial version.

															3Eh	
15	1	4	13	12	11	10 9	8	7	6	5	4	:	3	2	1	0
Firmw	/are	Mai	n	Version	Firmware	Minor	Version	Hardward	•	Major	Version	Hai	dware	Mino	r Vers	ion
Numb	ег				Number			Number				Nu	nber			

															3E	Ch	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-Only	, 0	0	0	1	0	0	0	0	0	0	0	1	0	0	0	0	
Bit(s) Mnemonic 15:12 Firmware Main Version							The	anin ese bi nware	its re	eflect	the	main	vers	ion r	numbe	er of	the
11:8	Firmware Minor Version							ese bi nware		flect	the	minor	vers	sion 1	numbe	er of	the
7:4	Hardware Main Version							ese b dwar		eflect	the	main	vers	ion r	numbe	er of	the
3:0	Hard	ware :	Mino	r Ver	sion			ese bi dwar		flect	the	minor	vers	sion 1	numb	er of	the

#### VXI Transfers

This section of the manual provides basic information on executing VXIbus transfers using the PowerPC Single Board Computers (SBC's). For a complete description of VXIbus transfers, please refer to the SBC manual accompanying the V151 manual.

VXIbus addresses are mapped directly into the Motorola processors address space. A transfer to a range of processor addresses causes a VXIbus transfer to be executed. The processor addresses that correspond to the various address spaces can be found in the following chart.

Processor Address Range	VXI/VME Address Range		Address Space
FE820000 <sub>16</sub> - FE82FFFF <sub>16</sub>	VME Short Address 0000 <sub>16</sub> -	FFFF <sub>16</sub>	A16
	VME Standard Address	$000000_{16}$	A24
FC000000 <sub>16</sub> - FCFFFFFF <sub>16</sub>	$\mathbf{FFFFF}_{16}$		
80000000 <sub>16</sub> - AFFFFFF <sub>16</sub>	VME Extended Address - 2000	000016	A32
	$4FFFFFFF_{16}$		

The complete A16 and A24 addressing range are supported by the V151. The A32 addressing range is limited due to the amount of memory that the SBC contains. The only restriction is that the Resource manager cannot allocate A32 operational register space in the range of 00000000016 to 7FFFFFFFF16 and the range of B0000000016 to FFFFFFFFF16.

The following section of sample code shows one method of accessing a VXI address. This function is used for returning a 32-bit data value from a VXI module in A32 address space.

void long\_a32\_read (unsigned long address, unsigned long \*data) {

```
unsigned long lrdata;
lrdata = *(volatile unsigned long * ) address;
*data = lrdata;
}
```

To access data as either 8-bit or 16-bit values instead of longwords (32-bits), the variable receiving the data and the pointer must be changed to the appropriate data word size.

The V151 and SBC support block transfer operations to/from VXI. The VxWorks routine sysVicBlkCopy, supplied as a target specific routine from Heurikon Corporation, can execute block write/read operations on the VXIbus. Please refer to the VxWorks documentation for the Board Specific Routines for additional information on block transfers.

#### VXI Triggers/Front Panel Triggers

The V151 supports the eight VXI TTL trigger lines as well as the two VXI ECL trigger lines. Along with the 10 VXI triggers, the V151 also provides two front panel trigger signals. These signals operate in the same manner as the VXI trigger lines. The two front panel signals are open-collector signals driven by a 76F06 and pulled up to +5 volts with a 4.7 Kohm resistor. The V151 hardware supports the Stop/Start protocol and the Synchronous protocol for asserting the VXI trigger lines.

The Start/Stop protocol provides a mechanism to assert a trigger line under computer control and maintain the signal level until the trigger line is negated by programmed control. This can be useful for generating a trigger signal completed under computer control. The Synchronous protocol permits the V151 to generate a pulse on a trigger line for a duration of approximately 1.5 microseconds. The computer merely writes to the Trigger Source Register with the trigger signals to be asserted.

#### Synchronous Trigger Example:

As an example, assume it is desired to apply a 1.5 microsecond pulse to VXI trigger line 2 and the front panel trigger B. The V151 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>. This can be accomplished by writing to the Trigger Source Register, at an offset of 32<sub>16</sub> from the A16 Logical Base Address of the V151, with the data set to 8804<sub>16</sub>.

Shown in pseudocode, the trigger may be sourced as follows:

```
short_a16_write ( 0xC032, 0x8804);
```

/\* 16-bit A16 write to address 0xc032 with data of 0x8804 \*/

#### Start/Stop Trigger Example:

As an example, assume it is desired to apply assert VXI trigger line 5 and the ECL trigger line 0, wait for a period of time, negate ECL trigger 0, wait for a period of time, and then negate

VXI trigger line 5. The V151 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>.

Shown in pseudocode, the trigger sequence can be sourced as follows:

short\_a16\_write (0xC032, 0x120);

/\* 16-bit A16 write to address 0xc032 with

data of 0x120 \*/

 $^{\prime\star}$  to assert TTL trigger line 5 and ECL trigger

line 0 \*/

taskDelay (1);

/\* delay for a period of time \*/short\_a16\_write (0xc032, 0x4100); /\* 16-bit A16 write to address 0xc032 with data of 0x4100 \*/

/\* to negate ECL trigger line 0 \*/

taskDelay (1);

/\* delay for a period of time \*/

short\_a16\_write (0xc032, 0x4020); /\* 16-bit A16 write to address 0xc032 with data of

0x4020 \*/

/\* to negate TTL trigger line 5

\*/

The trigger lines may also be connected to a hardware timer to assert them at a predetermined interval. The interval counter (timer) is based off of the CLK10 10 megahertz VXIbus clock and contains 32 bits. When the timer expires, a 1.5 microsecond pulse is applied to the preselected trigger line(s). The 32-bit counter yields an interval from 2 microseconds to 429 seconds in 100 nanosecond increments. The 32-bit timer value is split into two 16-bit values that are loaded into the Trigger Timer High and Trigger Timer Low Registers. Please refer to the Trigger Timer Registers for additional information on timer operation.

As an example, assume it is desired to setup VXI TTL trigger line 4 to be pulsed every 1 millisecond. For this example, the Trigger Timer High Register must be loaded with 0, the Trigger Timer Low Register must be loaded with 2710<sub>16</sub>, and the Trigger Timer Control is loaded with 8010<sub>16</sub>. The V151 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>.

Shown in pseudocode, the trigger sequence can be setup as follows:

short\_a16\_write (0xC03C, 0x00);

/\* 16-bit A16 write to address 0xc03c with

data 0f 0x00 \*/

/\* set the register select bits to zero in the

misc. control register \*/

short\_a16\_write (0xC034, 0x2710);

/\* 16-bit A16 write to address 0xc034 with

data of 0x2710 \*/

short_a16_write (0xC034, 0x2710);	/* 16-bit A16 write to address 0xc034 with data of 0x2710 */
	/* load the timer data into the timer data low register */
short_a16_write ( 0xC03C, 0x1000);	/* 16-bit A16 write to address 0xc03c with data of 0x1000 */
	<pre>/* set register select bits to point to timer data high register */</pre>
short_a16_write (0xC034, 0x00);	/* 16-bit A16 write to address 0xc034 with data of 0x00 */
	/* load the timer data into the timer data high */
short_a16_write ( 0xC03C, 0x8000);	/* 16-bit A16 write to address 0xc03c with data of 0x8000 */
	<pre>/* set register select bits to point to timer control register */</pre>
short_a16_write ( 0xC034, 0x8010);	/* 16-bit A16 write to address 0xc034 with data of 0x8010 */
	/* load enable timer and TTL trigger line 4 */

After the timer is setup and enabled, a 1.5 microsecond pulse is generated on VXI TTL trigger line 4 every 1 millisecond. To stop the timer, the Timer Enable bit in the Timer Control Register must be set to zero.

Along with the ability to assert VXI/Front Panel trigger lines, the V151 can also respond to the assertion of these signals asserted by other devices. The V151 can respond to these signals by either polling or by an interrupt. Once an enabled trigger source is received by the V151, it is latched and 'held' until cleared by programmed control. To enable a specific trigger line source to be received by the V151, it must first be enabled in the Trigger Interrupt Mask Register located at an offset of  $2E_{16}$  from the A16 Logical Base Address of the V151. This register contains individual bit positions for each of the 12 trigger sources. The trigger sources include the eight VXI TTL trigger lines, two VXI ECL trigger lines and the two Front Panel Trigger lines. Each bit set to a one enables the trigger source to be latched by the V151. Once an enabled trigger source has been latched by the V151, it may be read through the Trigger Interrupt Source Register, located at an offset of  $2E_{16}$  from the A16 Logical Base Address. Any bit set to a one in this register may generate an interrupt request, if enabled. An interrupt source is any event that may generate an interrupt, if it is enabled in the Interrupt Control Register. The TRIGGER IN INTERRUPT ENABLE, the INTERRUPT REQUEST ENABLE and the INTERRUPT REQUEST SELECT bits must be set appropriately in order for an

interrupt to be generated on the VXIbus. Please refer to the Interrupt Control Register section of this manual for additional information.

Once a trigger event has been latched and read through the Trigger Interrupt Source Register, it must be cleared before subsequent trigger events may be seen on that trigger line. The latched trigger source is cleared through the Trigger Interrupt Source Clear Register located at an offset of  $30_{16}$  from the A16 Logical Base Address. Any bit set to a one when the register is written causes the corresponding trigger source to be reset to zero and ready for additional captures. This same routine must be followed regardless of the mechanism used to determine that a trigger event occurred.

As an example, assume it is desired to respond to the assertion of VXI trigger line 0 by asserting trigger line 1. This can be accomplished by setting up the V151 to enable VXI trigger line 0 in the Trigger Interrupt Mask Register and waiting for the source to be set in the Trigger Interrupt Source Register. This routine is using the polling technique instead of an interrupt driven mechanism. For this example, the V151 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>.

The pseudocode for this example is as follows:

```
short_a16_write (0xC02E, 0x01);

/* 16-bit A16 write to address 0xc02e with data of 0x01 */

/* load interrupt mask register to enable VXI TTL trigger 0 */

data = 0;

/* set a data variable to zero */

/* loop while rdata is equal to zero */

short_a16_read (0xC02E, &rdata);

/* 16-bit A16 read to address 0xc02e and return data in rdata */

/* this is a read of the trigger interrupt source register */

}
```

/\* the while loop is exited once the trigger is received \*/


short\_a16\_write ( 0xC030, 0x01); /\* 16-bit write to address 0xc030 with data of 0x01 \*/

/\* write trigger interrupt source reg to clear TTL trigger 0 bit \*/

short\_a16\_write ( 0xC032, 0x8002); /\* 16-bit A16 write to address 0xc032 with data of 0x8002 \*/

/\* write trigger source register to pulse TTL trigger line 1 \*/

# APPENDIX A



# APPENDIX B

This Appendix shows the allocation of signals on the VXIbus P1 and P2 Connectors, the SCSI Connector, the Ethernet Connector and the Serial Port Connector.


VXI P1 Connector Assignments:

Pin	Row A	Row B	Row C
1	D00	BBSY*	DO8
2	D01	No Connect	D09
3	D02	No Connect	D10
4	D03	BG0IN*	D11
5	D04	BG0OUT*	D12
6	D05	BG1IN*	D13
7	D06	BG1OUT*	D14
8	D07	BG2IN*	D15
9	GND	BG2OUT*	GND
10	SYSCLK	BG3IN*	SYSFAIL*
11	GND	BG3OUT*	BERR*
12	DS1*	BR0*	SYSRESET*
13	DS0*	BR1*	LWORD*
14	WRITE*	BR2*	AM5
15	GND	BR3*	A23
16	DTACK*	AM0	A22
17	GND	AM1	A21
18	AS*	AM2	A20
19	GND	AM3	A19
20	IACK*	GND	A18
21	IACKIN*	SERCLK	A17
22	IACKOUT*	SERDAT*	A16
23	AM4	GND	A15
24	A07	IRQ7*	A14
25	A06	IRQ6*	A13
26	A05	IRQ5*	A12
27	A04	IRQ4*	A11
28	A03	IRQ3*	A10
29	A02	IRQ2*	A09
30	A01	IRQ1*	A08
31	-12 V	+5 V STDBY	+12 V
32	+5 V	+5 V	+5 V

VXI P2 Connector Assignments:

Pin	Row A	Row B	Row C
1	ECLTRG0	+5 V	CLK10+
2	-2 V	GND	CLK10-
3	ECLTRG1	RESERVED	GND
4	GND	A24	-5.2 V
5	MODID12	A25	LBUSC00
6	MODID11	A26	LBUSC01
7	-5.2 V	A27	GND
8	MODID10	A28	LBUSC02
9	MODID09	A29	LBUSC03
10	GND	A30	GND
11	MODID08	A31	LBUSC04
12	MODID07	GND	LBUSC05
13	-5.2 V	+5 V	-2 V
14	MODID06	D16	LBUSC06
15	MODID05	D17	LBUSC07
16	GND	D18	GND
17	MODID04	D19	LBUSC08
18	MODID03	D20	LBUSC09
19	-5.2 V	D21	-5.2 V
20	MODID02	D22	LBUSC10
21	MODID01	D23	LBUSC11
22	GND	GND	GND
23	TTLTRG0*	D24	TTLTRG1*
24	TTLTRG2*	D25	TTLTRG3*
25	+5 V	D26	GND
26	TTLTRG4*	D27	TTLTRG5*
27	TTLTRG6*	D28	TTLTRG7*
28	GND	D29	GND
29	RESERVED	D30	RESERVED
30	MODID00	D31	GND
31	GND	GND	+24 V
32	SUMBUS	+5 V	-24 V

# Serial Port Pinout



Pin Number	RS232 Function
1	DCD (Data Carrier Detect, Input)
2	RXD (Receive Data, Input)
3	TXD (Transmit Data, Output)
4	DTR (Data Terminal Ready, Input)
5	GND (Ground)
6	DSR (Data Set Ready, Input)
7	RTS (Request To Send, Output)
8	CTS (Clear To Send, Input)
9	GND (Ground)