
## KineticSystems Company, LLC V153 Embedded Pentium 4 Slot-0 Controller User's Manual

February 25, 2005

(C) 2005 Copyright by KineticSystems Company, LLC Lockport, Illinois All rights reserved

# KineticSystems Company, LLC

# V153 User's Manual



© Copyright 2005 KineticSystems Company, LLC. All rights reserved.

KineticSystems Company, LLC makes no representations that the use of its products in manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of license to make, use, or sell equipment or software in accordance with the description.

No part of this publication may be reproduced, transmitted, or stored in any form, or by any means without the written permission of KineticSystems Company.

Technical specifications contained within this publication are subject to change without notice.

V153 User's Manual Release 1.0

# **Table Of Contents**

Chapter 1: Introduction	
Description	
V153 Specifications	1
Front Panel	5
Product Ordering Information	5
Product Ordering Information	?
Related Products	-
Chapter 2: Installation and Configuration	
Unpacking the V153	
Selecting Slot-0 Operation	5
Selecting Non Slot-0 Operation	
Setting the Logical Address	
Installation	7
Module Installation	
Operating System Installation	8
Software Installation	Q
Chapter3: VXI <i>bus</i> Configuration Registers and Operational Registers	11
ID/Logical Address Register	12
Device Type Register	14
Status/Control Register	15
MODID Register	17
Suffix High Register	18
Suffix Low Register	19
Serial Number High Register	20
Serial Number Low Register	21
Interrupt Status Register	22
Interrupt Control Register	24
Trigger Interrupt Mask/Trigger Interrupt Source Register	26
Trigger Interrupt Source Clear Register	28
Trigger Source Register	29
Trigger Timer Configuration Register	31
SBC Slave Mode Enable Register	34
Interrupt Status ID Register	35
Miscellaneous Control Register	36
Snapter 4: Programming	37
Software Layers	37
KineticSystems VISA Layer	37
VISA V153 Plug-in Layer	37
Example	42
Building an application	43
Jhapter 5: VXI Triggers	44
Synchronous Trigger Example:	44

#### Model V153 User Manual

Start/Stop Trigger Example:	. 44
Appendix A	48
Technical Support and Warranty	48
Feedback	49

# **Chapter 1: Introduction**

## **Description**

The V153 is a single-width, C-size module that combines the performance of a Pentium 4-based computer with the functionality of a VXI Slot-0 controller. Alternatively, on-board strap options enable this module to be used as a VXI-based processor in non-Slot-0 applications.

The V153's optional External CD-ROM drive allows for the installation of a number of popular programming environments and compilers, including Microsoft Visual C++, Borland C++, and Microsoft Visual Basic.

For soft real-time applications, the V153 coupled with the Windows XP Pro operating system is a cost-effective and high-performance Slot-0 controller solution for your data collection needs.


## V153 Specifications

ltem	Specification
Processor Options	Pentium 4 Processor 1.7 GHz
	Pentium 4 Processor 2.2 GHz
DDR SDRAM	Options available with 256Mbyte, 512Mbyte and 1Gbyte
Internal Hard Drive	40 GB IDE Hard Drive, contact KineticSystems for latest hard drive offerings
Timers and Watchdog Timer	Two 16-bit timers and two 32-bit timers and software programmable watchdog timer
Compact Flash Memory	Supports up to 1 GB of Compact Flash through secondary IDE port
RTC/NVSRAM	Real Time Clock and 32 KB of nonvolatile SRAM
Ethernet Interface	Dual Ethernet controllers supporting 10BaseT, 100BaseTX and 1000BaseT interfaces
PMC Slot	5 V signaling, types 1 and 2, 32-bit PCI bus, 33 MHz maximum
AGP Support	Internal AGP SVGA controller and Digital Visual Interface (DVI)
USB Port	Supports one USB Rev. 2.0
Environmental and Mechanical	
Temperature Range	
Operational	0 to +50 degrees C
Storage	-25 to 75 degrees C
Relative Humidity	0 to 86% non-condensing to 40 degrees C
Vibration and Shock	
Operating Vibration	9.8m/s <sup>2</sup> (1.0G), 5-500 Hz
Operating Shock	1470m/s <sup>2</sup> (150G)
Non-Operating Shock	6860m/s <sup>2</sup> (700G)
Power Requirements	
+5V	10200 mA
-5.2V	270 mA
-2V	96 mA
+12V	100 mA
-12V	100 mA

Technical specifications contained within this publication are subject to change without notice.

Table 1-1. Specifications

#### **Front Panel**



The V153 font-panel has all the standard external connections for monitor, mouse, keyboard, Ethernet, USB, and COM ports.

- ➤ The 4 Status LEDs (from left to right) indicate:
  - Reset LED—lights during a reset condition (red)
  - Power LED—indicates when power is applied; also indicates throttling by blinking slowly (green)
  - IDE LED—indicates when IDE activity is occurring (yellow)
  - Boot LED—indicates BIOS boot/VME SYSFAIL (red)
- ➤ 1 PMC site for high speed reflective memory or high speed digital I/O.
- 2 microminiature DB9 male RS-232 serial ports, for connecting standard RS-232 devices.
- ➤ The recessed RST button applies SYSRESET to the VME backplane and resets (reboots) the SBC microprocessor.
- ➤ 2 Ethernet ports:
  - GBE—supports 10BaseT, 100BaseTX and Gigabit Ethernet options.
  - 10/100—supports 10BaseT and 100BaseTX Ethernet options.
- > 1 USB port supports standard USB Interface Rev 2.0
- ➤ 1 standard 24-pin DVI video connector. An adaptor for connecting a standard SVGA CRT monitor is supplied.
- 1 6-pin PS-2 combined keyboard and mouse connector.

# **Product Ordering Information**

Model V153-AA11	VMIC 7805 P4, 1.7 GHz, 256 MB, 40 GB Hard Disk
Model V153-AC11	VMIC 7805 P4, 1.7 GHz, 512 MB, 40 GB Hard Disk
Model V153-AC21	VMIC 7805 P4, 1.7 GHz, 1 GB, 40 GB Hard Disk
Model V153-AD11	VMIC 7805 P4, 2.2 GHz, 256 MB, 40 GB Hard Disk
Model V153-AD12	VMIC 7805 P4, 2.2 GHz, 512 MB, 40 GB Hard Disk
Model V153-AD13	VMIC 7805 P4, 2.2 GHz, 1 GB, 40 GB Hard Disk

## **Related Products**

Model V153-EXCD	External CD-ROM USB
Model V153-KBMS	Keyboard and Mouse
Model LX40-ALA6	KineticSystems VISA Library
Model DX10-ALA6	V153 Plug-In Driver


# Chapter 2: Installation and Configuration

## **Unpacking the V153**

The Model V153 is shipped in an anti-static bag with a styrofoam packing container. Carefully remove the module from its anti-static bag and prepare to set the various options to conform to the operating environment. Make sure that all anti-static precautions are taken to avoid damaging the module. Please take the following precautions when unpacking the module:

- When handling module, use a grounding strap or touch a grounded object.
- Touch the anti-static package to a metal part of your VXI chassis before removing the module from the package.
- Remove the module from the package and inspect the module for damage.
- Do not install the module into the VXI chassis until you are satisfied that the module exhibits no obvious mechanical damage and is configured to conform to the desiring operating environment.

The V153 requires various strap and switch selections to be set before installing the module in the VXI chassis, located as follows:




The V153 may be configured to operate as either a Slot0 controller or a non-Slot0 controller. When the V153 is the Slot0 controller, it must be located in the left-most slot (Slot0) and be set for Logical Address 0. If the V153 is not the Slot0 controller, it may be located in any other slot in the chassis and set for Logical Address 1 through 255. Selection of Slot-0/Non Slot-0 operation is made via settings of the SW1, SW3, and STP7 settings, as described below. By default, the V153 is shipped from the factory configured as a slot-0 controller.

## **Selecting Slot-0 Operation**

For Slot-0 operation, SW1, SW2, SW3, and STP7 should be configured as:


#### <u>SW1</u>

Switch	Position
1	down
2	down
3	down
4	up
5	down




#### <u>SW2</u>

Switch	Position
1	up
2	up
3	up
4	up
5	up
6	up
7	up
8	up



## <u>SW3</u>

Switch	Position
1	left
2	right
3	left
4	left
5	left
6	right



#### STP7

	Switch	Position
:	strap	down




# **Selecting Non Slot-0 Operation**

For Non Slot-0 operation, SW1, SW3, and STP7 should be configured as:


#### <u>SW1</u>

Switch	Position
1	up
2	up
3	up
4	down
5	down



#### <u>SW3</u>

Switch	Position
1	left
2	left
3	right
4	left
5	right
6	left



#### STP7

Switch	Position
strap	up




Note that the logical address switch (SW2) must be configured to a value not 0 (not all up).

## **Setting the Logical Address**

The Logical address of the V153 module is set via SW2. The individual switches of SW2 represent a binary combination of numbers in the range of 0 to 255. The switch settings are made by depressing each Logical Address switch to the desired location. A switch that is in the DOWN position yields a bit set to a one. A switch that is in the UP position yields a bit set to a zero. The left-most switch corresponds to Logical Address bit 128 and the right-most switch corresponds to Logical Address bit 1, as shown below:

#### SW<sub>2</sub>

Switch	Weight
1	128
2	64 32 16
3	32
4	16
5	8
6	4
7	2
8	1



Setting shown: 2 + 4 + 8 + 32 + 64 + 128 =Logical Address 238

To statically assign a Logical Address to the V153, simply set the 8-position DIP switch to the desired Logical Address in the range of 0 through 254. This sets the Logical Address of the V153 and may only be altered by changing the setting on the DIP switch.

The V153 may also be Dynamically Configured. A device that is Dynamically Configured must have its Logical Address set to 255 (FF<sub>16</sub>). A device that is Dynamically Configured has its Logical Address set by the Resource Manager when the Logical Address Register of the V153 is written. Dynamic Configuration is used to avoid conflicts in setting up a devices' Logical Addresses.

## Installation

#### Module Installation

After all the user selectable configuration parameters have been setup, the module may then be inserted into the VXI chassis. If the V153 is configured for Slot0 operation, insert the V153 into the left-most slot (Slot0) of the VXI chassis. For a non-Slot0 configuration, insert the V153 into any slot in the range of 1 through 13.

CAUTION:	TURN OFF MAINFRAME POWER BEFORE INSERTING OREMOVING A VXIbus MODULE.
1.45.1 PARWO	REMEMBER TO REMOVE THE INTERRUPT ACKNOWLEDGE AN

The VXIbus backplane must be properly configured before inserting a VXI module and applying power. The Interrupt Acknowledge jumper must be removed from the slot in which the VXI module is to be inserted. The Bus Grant jumpers must also be removed from the slot in which the VXI module is to be inserted. All unoccupied slot locations must have the Interrupt Acknowledge and Bus Grant jumpers installed so that the interrupt and grant continuity is not disrupted by any open slots. When using backplanes that auto-configure, these steps are not necessary since the installation of a VXI module in the chassis makes the required configuration occur.

#### **Operating System Installation**

Installation of the Operating System is performed exactly as if the V153 where an ordinary laptop or desktop system.

OS installation requires an external USB CD drive.

At this point in time, only Windows XP is supported.

#### Software Installation

The V153 module is shipped with several software packages:

- KineticSystems VISA
- VMIC VMEbus Access software
- VISA V153 Plug-in

The V153 can be operated as a VME-based controller by simply installing the VMIC software and using their VMIC VMEbus Access API; the VMIC installation disk contains full on-line documentation.

The V153 can also be operated as a full VXI-based controller by installing the KineticSystems VISA & VISA V153 Plug-in, in addition to the VMIC Access software. The V153 Plug-in offers a limited API for specific VMIC VXI services.

#### VMIC VMEbus Access

The VMIC VMEbus Access Software contains all the drivers and support files needed for VME access on the V153 SBC, and should be installed first. Insert the VMIC disk and run the appropriate setup.exe.

## KineticSystems VISA Installation

If a VISA-level access is desired, KineticSystems VISA and the VISA V153 Plug-in will need to be installed. Since the VISA V153 Plug-in is built on top of the VMIC Access Software, the VMIC layer must always be installed even if no application program intends to directly access the VMIC API.

VISA is installed first. If KineticSystems VISA was already installed on the system as part of a previous KineticSystems product installation, this step is omitted. Insert the KineticSystems VISA disk and run the appropriate setup.exe.

The VISA V153 Plug-in is installed last. Insert the KineticSystems VISA V153 Plug-in disk and run the appropriate setup.exe.

#### **Directory Structure**

The V153 installation creates the directory structure shown below. Folders are represented by the  $(\rightarrow)$  symbol. Files are represented by the  $(\bullet)$  symbol.

```
→VXIPNP Root level (VPNPPATH)
        →WINNT
             \rightarrow Bin
                    pisadevimpvmicvxi.dll
                    • pisa.dll
                    • resman.exe
             \rightarrow Include
                    pisavxi.h
                    • visa.h
                    visatype.h
                    • vpptype.h
             \rightarrow Lib
                   → Cvi (appropriate for use in CVI compiler projects)
                          visa32.lib
                   \rightarrow Msc (appropriate for use in Microsoft Visual C/C++ projects)
                          • visa32.lib
                          pisadevimpvmicvxi.lib
→WinNT/Windows (System Root)
        \rightarrow system32
             • visa32.dll
```

## V153 Plug-in Resman options

The KineticSystems VISA resman utility accesses the VISA device manager to probe for hardware installed on the system.

The V153 Plug-in adds 1 new option to resman:

--vmicDelay <timeout>

This option specifies the number of seconds to wait after SYSRESET before probing for VXI modules controlled by a V153. By default, there is a 5 second delay between the deassertation of SYSRESET and probing for hardware devices; this period allows devices time to perform their reset and self test routines. This option changes the length of the delay. timeout is in seconds.

Please consult your KineticSystems VISA manual for more information on resman.

# Chapter3: VXIbus Configuration Registers and Operational Registers


The following table shows the various registers located in A16 space for the V153:

A16 Offset	Write Access	Read Access						
00 <sub>16</sub>	Logical Address Register	Identification						
02 <sub>16</sub>	Reserved	Device Type Register						
04 <sub>16</sub>	Status/Control Register	Status/Control Register						
06 <sub>16</sub>	Reserved	Reserved						
08 <sub>16</sub>	MODID Register	MODID Register						
$0A_{16}$	Reserved	Reserved						
0C <sub>16</sub>	Reserved	Reserved						
0E <sub>16</sub>	Reserved	Reserved						
10 <sub>16</sub>	Reserved	Reserved						
12 <sub>16</sub>	Reserved	Reserved						
14 <sub>16</sub>	Reserved	Reserved						
16 <sub>16</sub>	Reserved	Reserved						
18 <sub>16</sub>	Reserved	Reserved						
1A <sub>16</sub>	Reserved	Reserved						
1C <sub>16</sub>	Reserved	Reserved						
1E <sub>16</sub>	Reserved	Reserved						
20 <sub>16</sub>	Reserved	Suffix High Register						
22 <sub>16</sub>	Reserved	Suffix Low Register						
24 <sub>16</sub>	Reserved	Serial Number High Register						
26 <sub>16</sub>	Reserved	Serial Number Low Register						
28 <sub>16</sub>	Reserved	Reserved						
2A <sub>16</sub>	Reserved	Interrupt Status Register						
2C <sub>16</sub>	Interrupt Control Register	Interrupt Control Register						
2E <sub>16</sub>	Trigger Interrupt Mask	Trigger Interrupt Source						
30 <sub>16</sub>	Trigger Interrupt Source Clear	Reserved						
32 <sub>16</sub>	Trigger Source Register	Reserved						
34 <sub>16</sub>	Trigger Timer Configuration Register	Reserved						
36 <sub>16</sub>	Reserved	Reserved						
38 <sub>16</sub>	SBC Slave Mode Configuration	Reserved						
3A <sub>16</sub>	Reserved	Interrupt Status ID Register						
3C <sub>6</sub>	Miscellaneous Control Register	Reserved						

## **ID/Logical Address Register**

The ID/Logical Address Register is a write/read register located at an offset of  $00_{16}$  from the A16 Logical Base Address. A read operation to this register returns the Device Class, the addressing modes of the device's operational registers and the Manufacturers' Identification. A write operation to this register address is typically executed by the Resource Manager during a Dynamic Configuration allocation sequence. During the sequence, the Resource Manager allocates a Logical Address to the V153 by writing a logical address value to the least significant eight bits of this register. The format and bit assignments of this register are shown in the following diagram. Since this register has write-only and read-only bits, two bit patterns are shown.

#### On read transactions:



Bit(s)	Mnemonic	Meaning
15:14	Device Class	These bits are set to reflect the Device Class of the V153. This bit
13:12	Address Space	combination indicates that the V153 is a Register based Device.  These bits are set to reflect the addressing mode(s) of the V153's
11:0	Manufacturer	operational registers. Since all the communication registers of the V153 appear in A16 address space, the bits in this field are both set to one. This field reflects the manufacturer of a VXI device. This value is 3881(F29 <sub>16</sub> ) for KineticSystems.

#### On write transactions:

;				!				1						00	h
T-1	15	14	13	12   11	10	9	8	7	6	5	4	3	2	1.	0
Write-only				Not Used							Logical	Address	<del></del>		

Bit(s) 15:8	Mnemonic Not Used	Meaning These 8 bits are not used. A write operation to these bits has no effect on the V153.
7:0	128-LA1	Logical Address 128 through 1 are write-only bits used to set the V153's Logical Address during a Dynamic Configuration cycle executed by the Resource Manager. A Dynamic Configuration sequence is performed on a VXI module when its logical address has been set to 255 (FF <sub>16</sub> ).

## **Device Type Register**

The Device Type Register is a read-only register located at an offset of 02<sub>16</sub> from the A16 Logical Base Address of the V153. This register contains the Model Code of the V153. Since the V153 is an A16-only device, the entire 16-bits of this field is used for the Model Code.

Model Codes for VXI Slot0 devices must be in the range of  $00_{16}$  to FF<sub>16</sub>. Model Codes for non-Slot0 devices must be in the range of  $100_{16}$  to FFFF<sub>16</sub>. When the V153 is configured for non-Slot0 operation, the Model Code returned in this register is  $153_{16}$ . When the V153 is configured for Slot0 operation, the  $100_{16}$  bit is set to zero, yielding a Model Code of  $53_{16}$ .

#### V153 Model Codes:

153<sub>16</sub> for non-Slot0 configurations 53<sub>16</sub> for Slot0 configurations

The following diagram shows the bit pattern for the Device Type Register for both Slot0 and non-Slot0 configurations.

#### For Slot0 Configurations:

															02	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-only	0	0	0	0	0	0	0	0	0	1	0	1	0	0	1	1

#### For non-Slot0 Configurations:

	1														021	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-only	0	0	0	0	0	0	0	1	0	1	0	1	0	0	1	1	:

0

04h

## Status/Control Register

The Status/Control Register is a write/read register located at an offset of  $04_{16}$  from the A16 Logical Base Address of the V153. This register contains write-only, read-only and write/read bits. This register is used to monitor the Module ID VXI signal, control the assertion of SYSFAIL, control Soft Reset, and check the status of the Power-On Self Test. The following two diagrams show the Status/Control Register, one for read accesses and one for write.

For read operations executed to the Status/Control Register:

Transcription and the second	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Write	0	MOD ID*	1	1	1	1	1	1	1	1	1	1	RDY	PASS	sys	SFT
Bit(s) 15	Mnemonic Meaning  Not Used This bit is not used and read as a zero.															RST
14	MO	DID*		This bit is not used and read as a zero.  This bit is set to a one if the module is <u>not</u> selected with the MODII on the VXI P2 connector. A zero indicates that the module is selected the MODID signal.												
13:4	Not	Used	,	These	bits a	re no	t used	l and i	read a	s one	S.					
3	RDY	7		Ready is a read-only bit that is set to a one indicating successful completion of register initialization.												

PASS
Pass is a read-only bit that is set to a one when the V153 has completed its power-on self-test without any errors. If an error occurs, this bit is set to a zero and the SYSFAIL signal is asserted by the V153.

SYS INH
SYSFAIL INHIBIT. Reading this bit as a one indicates that the V153 is prevented from driving the backplane SYSFAIL line.

SFT RST SFT RST This bit is read as a one when the V153 has been placed into the Soft Reset state. Writing this register with this bit set to a zero removes the V153 from the soft reset state.

For write operations executed to the Status/Control Register:

:															04	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	-
Write-only					•		Not	Used	·		·····	,			SYS	SFT	İ
															INH	RST	

<u> </u>		MII KOI
<b>Bit(s)</b> 15:2	<b>Mnemonic</b> Not Used	Meaning These bits are not used for write operations.
1	SYS INH	SYSFAIL INHIBIT is a write/read bit used to inhibit the V153 from asserting the backplane signal SYSFAIL. Setting this bit to a one disables the assertion of SYSFAIL and a zero enables the signal.
0	SFT RST	SOFT RESET is a write/read bit used to reset the V153. Setting this bit to a one places the V153 in the soft reset state and writing the bit to a zero removes the V153 from the reset state.

## **MODID** Register

The MODID Register is a read/write register located at an offset of 08<sub>16</sub> from the A16 Logical Base Address of the V153. This register is only available when the V153 is configured as a Slot0 device. When the V153 is configured for non-Slot0 operation, the MODID Register is reserved.

The MODID Register is a write/read register used to control the MODID geographic addressing lines on the VXI P2 connector. Each of the 13 slots in the VXI chassis has an individual line that can be asserted and monitored through the MODID Register. Before any MODID lines can be asserted by the V153, the Output Enable bit (bit 13) of the register must be set to a one. When the outputs are enabled, setting a MODID bit location to a one asserts the associated MODID signal.

The data read from the MODID bits in this register do not necessarily reflect the state of the bits that were written to this register. Instead, a read of this register returns the actual state of each MODID line.

The following diagram shows the bit pattern for the MODID Register.

															08h								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0							
Read-Write	1	1	MODID Enable		MID																		
				12	11	10	9	8	7	6	5	4	3	2	1	0							

Bit(s)	Mnemonic	Meaning
15:14	Not Used	This bit is not used and read as a ones.
13	MODID Enable	OUTPUT ENABLE is a write/read bit used to enable or disable the V153 from driving the MODID signals. Setting this bit to a one enables the drivers and a zero disables them.
12:0	MID 12-0	MODULE ID 12 through 0 are write/read bits used to assert and monitor the MODID signals. Writing a bit with a one will assert (as indicated by a high state) the corresponding slot's MODID line.

## **Suffix High Register**

The Suffix High Register is a read-only register located at an offset of  $20_{16}$  from the A16 Logical Base Address of the V153. This register is used in combination with the Suffix Low Register to determine the module model number suffix. The Suffix High Register contains the first two ASCII characters of the suffix and the Suffix Low Register contains the last two characters. The suffix shown is for the V153-AA11 module.

The bit pattern for the Suffix High Register is as follows:

	:				•				,						20	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	:
Read-only	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	1	1

## **Suffix Low Register**

The Module Suffix Low Register is a read-only register located at an offset of  $22_{16}$  from the A16 Logical Base Address of the V153. This register is used in combination with the Suffix High Register to determine the module model number suffix. The Suffix Low Register contains the last two ASCII characters of the suffix and the Suffix High Register contains the first two characters. The suffix shown is for the V153-AA11 module.

The bit pattern for the Suffix Low Register is as follows:

					,										22	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	:
Read-only	0	0	1	1	0	0	0	1	0	0	1	1	0	0	0	1	1

## Serial Number High Register

The Serial Number High Register is a read-only register located at an offset of 24<sub>16</sub> from the A16 Logical Base Address of the V153. This register is used in conjunction with the Serial Number Low Register to define the serial number of the V153. The following diagram shows the bit pattern of the Serial Number High Register.

;	:				:										24	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Only	SN															
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

## **Serial Number Low Register**

The Serial Number Low Register is a read-only register located at an offset of  $26_{16}$  from the A16 Logical Base Address of the V153. This register is used in conjunction with the Serial Number High Register to define the serial number of the V153. The following diagram shows the bit pattern of the Serial Number Low Register.

;					:										26	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Only	SN															
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## **Interrupt Status Register**

The Interrupt Status Register is a read-only register located at an offset of  $2A_{16}$  from the A16 Logical Base Address of the V153. The contents of this register are enabled onto the VME*bus* during an interrupt acknowledge cycle. This register contains the Logical Address of the V153 in the lower 8-bits of the register and the upper 8-bits contains the cause/status of the interrupt. The lower 8-bits of this register return the Logical Address of the V153 only for interrupt acknowledges cycles. An I/O read of this field returns all 8-bits set to ones.

The V153 has two interrupt sources. One of the sources is from a preselected VXI Trigger input and the other source is from Location Monitors. The VXI interrupt sources are enabled through the Trigger Interrupt Mask Register located at offset  $2E_{16}$ . The Location Monitor interrupt sources are enabled through the Location Monitor Interrupt Control Register located at an offset of  $3A_{16}$ . These two registers must be appropriately enabled before the V153 can generate an interrupt source. The interrupt source(s) may then generate a VXI interrupt request when interrupts are enabled in the Interrupt Control Register located at an offset of  $2C_{16}$ .

The interrupt acknowledge cycle executed by the Interrupt Handler reads a 16-bit value from the V153. The lower 8-bits of this data reflects the Logical Address of the device generating the interrupt. The upper 8-bits reflects the cause of the interrupt. Of the upper 8-bits, only 2 of them are used by the V153. Once an interrupt acknowledges cycle occurs, the interrupt source bits that were set in this register when the interrupt vector was read are reset to zero. This will also occur when the Interrupt Status Register is read.

The format of the Interrupt Status Register is as follows:

:					ı										<b>2</b> A	٠h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1
Read-Only	0	0	0	0	0	0	LOC	TRG	LA	LA	LA	LA	LA	LA	LA	LA	İ
							MON	IN	128	64	32	16	8	4	2	1	

Read-Only			MON	IN	128	64	32	16	8	4	2	1	
Bit(s) 15:10	Mnemonic Not Used	These bit		Mean	ning			L		<del>*</del>			
9	LOC MON	LOCATI clear bit the Loca Interrupt location Register	that is tion N Cont monit	s set wonite set with the set of	vhen a or Int egiste errupt	an interrupt r. T t, the	errupt ts ena o fin	t sour ibled d out	ce is in the	gener e Loc actual	ated bation	y one Monse of	e of itor the
8	TRG IN	TRIGGE set when trigger in Register. the Trigg	an ii nput To fi	nterru interr nd ou	pt sou upt sout the	irce i ource actual	s gen s in caus	erated the e of t	d by Trigg he trig	one o er In	of the nterrup nput i	enab ot Ma	led ask
7:0	LA128:1	LOGICA the V153 I/O read o	durin	ig an	interr	upt ac	knov	retui vledge	rn the	Logice to t	cal Adhe Vi	ldress 153.	s of An

2Ch

## **Interrupt Control Register**

The Interrupt Control Register is a write/read register located at an offset  $2C_{16}$  from the A16 Logical Base Address of the V153. This register is used to configure the V153 for interrupt sourcing. The Interrupt Request Level, Interrupt Enable, and Interrupt Source Mask are contained in this register.

The format and description of the Interrupt Control Register are shown in the following diagram.

!					t				ı						20	. 11
The Control of the Land	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Write	1	1	1	1	1	1	LOC MON*	TRG IN*	IR ENA*	1	IRQ S3	IRQ S2	IRQ S1	1	1	1
Bit(s) 15:10		Mnen			an an	1 •.		Meai					I			
13:10		Not U	sea		1 he	se bit	s are	not us	ed an	d read	d as o	nes.				
9	•	LOC I	MON	*	one Locatione	l to e of thation	nable ie Lo Moni	and of another and of another and of another and of another and of another and of another and of another another another another another another another another another another another	disable Mon nterruj	e the itor i ot Co	gener interru ntrol	ation upt so Regis	of a ources	VXI are Settin	interri enable	e/read l upt who ed in the bit to ables the
8	,	TRG I	N*		enab the gene	ole an enabl erated	d disa led in	able to terrughting	he ge pt sou this b	nerati irces	ion of in th	a V ne Tr	XI int	errup Inter	t whe	used n one Mask ots and
7	I	R EN	A*		enab VM	ole/dis E <i>bus</i> . crating	sable i Se	the V tting	153 fr this	om g bit to	enera o a o	ting a	ın inte lisable	errupt es the	reque V1	used est to the 53 from interru
6	1	Not Us	sed		This	bit is	not u	ised a	nd rea	ıd as a	a one.					
5:3	I	RQS3	:1		used	to s	elect	the c	JEST lesired rupt is	d inte	errupt	thro requ	ugh 1 est le	are vevel t	write/i hat tl	read bi ne V15

The following chart shows the interrupt request level selections.

IRQ S3	IRQ S2	IRQ S1	Interrupt Request Level
0	0	0	IRQ7
0	0	1	IRQ6
0	1	0	IRQ5
0	1	1	IRQ4
1	0	0	IRQ3
1	0	1	IRQ2
1	1	0	IRQ1
1	1	1	Disconnected

2:0 Not Used These bits are not used and read as ones.

2Eh

## Trigger Interrupt Mask/Trigger Interrupt Source Register

The Trigger Interrupt Mask/Trigger Interrupt Source Register is located at an offset of  $2E_{16}$  from the A16 Logical Base Address of the V153. This register serves two purposes, depending on the direction of the transfer. A write operation to this register address accesses the Trigger Interrupt Mask Register. This register is used to enable and disable interrupts to the VXI bus on the occurrence of a trigger condition. Trigger conditions include the 8 VXI TTL Trigger lines and the two ECL VXI Trigger lines. A mask bit is set to a one to enable the interrupt source and set to a zero to disable the source.

The second register at this address is the Trigger Interrupt Source Register. This read-only register is used to determine which trigger event caused the interrupt source. Each bit read as a one was involved in generating the trigger interrupt source. After an interrupt has been generated and acknowledged, the Trigger Interrupt Source Clear Register must be written with data to clear the individual interrupt source.

The following two diagrams show the two registers.

Trigger Interrupt Mask Register (Write-Only):

1															Æ.E.	Ш	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Write-Only			Not	Used			ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	
							TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	-
Bit(s)			moni	e	æ.				_		eanir						
15:10		Not U	Jsed			se bit ct on			sed ar	nd set	ting t	hem t	o one	s doe	s not	have	any
9:8		ECL	TG1:	0	gen Trig	eratio	n of ine is	a VX assei	I interted.	rrupt A bi	when	the to a	corres	spond	ing V	nable /XI E interr	CL
7:0		TTL	TG1:0	0	gene Trig	eratio	n of a	a VX assei	I inte ted.	rrupt A bi	when	the to a	corres	spond	ing V	nable /XI T interr	TL

2001

Trigger Interrupt Source Register (Read-only):

	!														2 E	'n
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Only			Not l	lead			ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
				J360			TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0
<b>Bit(s)</b> 15:10	Mnei Not U		2		The	se bit	s are	not us	ed an		l <b>eani</b> r d as ze					

9:8 ECL TG1:0

ECL TRIGGER INTERRUPT 1 and 0 are read-only bits that are read as a one when the V153 has received the assertion of the corresponding VXI ECL Trigger line and the Interrupt Mask bit was enabled. Reading this bit as a zero indicates that the ECL Trigger line is not generating an interrupt source.

7:0 TTL TG7:0

TTL TRIGGER INTERRUPT 7 through 0 are read-only bits that are read as a one when the V153 has received the assertion of the corresponding VXI TTL Trigger line and the Interrupt Mask bit was enabled. Reading this bit as a zero indicates that the TTL Trigger line is not generating an interrupt source.

## **Trigger Interrupt Source Clear Register**

The Trigger Interrupt Source Clear Register is a write-only register located at an offset of 30<sub>16</sub> from the A16 Logical base Address of the V153. This register is used to clear the Interrupt Source bits in the Trigger Interrupt Source Register once they have been set by the receipt of a preselected trigger input. Any bit location set to a one when writing to this register clears the corresponding Interrupt Source bit. Any bit set to a zero has not effect on the Interrupt Source. The following diagram shows the bit layout for the Trigger Interrupt Source Clear Register.

									1				1		30	h	
\$2.5 p. 2.5 p. 2.5 p. 2.5 p.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	! !
Write-Only			Not I	Used			ECL TG1	ECL TG0	TTL TG7	TTL TG6	TTL TG5	TTL TG4	TTL TG3	TTL TG2	TTL TG1	TTL	
Bit(s) 15:10		emor Used			The effe	se bit	1	Mear not u	ning		I		I		<b></b>	т <b>G</b> 0	no
9:8	ECI	L TG:	1:0		writ	e-onl	ECL y bit source	s use	ed to	clea	r the	corı	espor	nding	ECI	nd 0 . trig	are ger
7:0	TTI	L TG7	7:0		writ	e-onl	TTL 7 y bits	s use	d to	clea	r the	corr	espor	nding	TTL	ıgh 0 . trig	are ger

## **Trigger Source Register**

The Trigger Source Register is a write-only register located at an offset of 32<sub>16</sub> from the A16 Logical Base Address of the V153. This register is used to source the VXI ECL and VXI TTL. This register allows the trigger signals to be either asserted, negated or pulsed. The binary combination of bits 15 and 14 of this register determine what action is to be taken on the selected trigger signals. The following chart shows the binary combination of the control bits and the effect they have on the selected trigger signals.

CNTL1	CNTL0	Effect On Trigger Signal
0	0	Assertion
0	1	Negation
1	0	Pulse
1	1	Reserved

When a trigger is asserted through the Trigger Source Register, it remains asserted until either a reset condition occurs or the Trigger Source Register is written to negate the trigger signal. A pulsed output lasts for approximately 1.5 microseconds.

The following diagram shows the bit pattern for the Trigger Source Register.

	:								ı						32h	l .
TVI.	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write-Only	CNTL1	CNTLO		Not !	leed		ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL
		0,,,,,		1101 0304			TG0	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0
Bit(s) 15:14		Mner CNTI			to con sele	be penbinatected	erforn tion c trigge	ned o of the er sign	are we note that the se bit nals.	reques dete	ested ermin previ	trigg e wha ous c	ger si at act hart s	gnal. ion to shows	The take the	peration binary on the required
13:10 9:8		Not U		)	These bits are not used and may be written with any data pattern. ECL TRIGGER 1 and 0 are set to a one when writing to this register to allow the selected operation specified by the control bits to occur to the VXI ECL Trigger lines. Any trigger bit set to a zero when writing to this register has no effect on the trigger signal itself.											
7:0		TTL 1	ΓG7:0	1	TTL TRIGGER 7 through 0 are set to a one when writing to the register to allow the selected operation specified by the control bit to occur to the VXI TTL Trigger lines. Any trigger bit set to a zer when writing to this register has no effect on the trigger signalitiself.							trol bits o a zero				

## **Trigger Timer Configuration Register**

The Trigger Timer Configuration Register is a write-only register located at an offset of 34<sub>16</sub> from the A16 Logical Base Address of the V153. This register is used to configure the timer interval and specify the trigger signals to assert once the Trigger Timer expires. The Trigger Timer, which is a 32-bit modulo-n type counter, can be tied to any or all of the trigger signals. At a predetermined interval, the enabled trigger signals are pulsed for a period of approximately 1.5 microseconds.

The actual register accessed through this A16 address offset is determined by the four most significant bits of the Miscellaneous Control Register at offset  $3C_{16}$ . The binary combination of these four bits specify the register to be accessed as shown in the following table.

RSEL3	RSEL2	RSEL1	RSEL0	Register Accessed
0	0	0	0	Trigger Timer Low
0	0	0	1	Trigger Timer High
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	Reserved
0	1	0	1	Reserved
0	1	1	0	Reserved
0	1	1	1	Reserved
1	0	0	0	Trigger Timer Control
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

A Trigger Timer is configured by first loading the Trigger Timer High Register and Trigger Timer Low Register. The Trigger Timer Low Register is used in conjunction with the Trigger Timer High Register for establishing the timer interval. This 32-bit counter is programmable from 2 microseconds to 429 seconds in 100 nanosecond increments. The data value loaded into the combination of the Trigger Timer Low and High Registers is the number of 100 nanosecond increments between trigger assertions. For example, to obtain an interval of 1 millisecond, the 32-bit timer must be loaded with data set to 10000 (2710<sub>16</sub>). Therefore, the Trigger Timer High Register is loaded with 0 and the Trigger Timer Low Register is loaded with 10000 (2710<sub>16</sub>).

The following diagram shows the bit pattern for the Trigger Timer High Register.

:					1				1						34	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write-Only	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

**Bit(s)** Mnemonic 15:0 TMR31:16

Meaning

TIMER DATA 31 through 16 are write-only bits used to establish the interval at which trigger signals are asserted. This register is used in combination with the Trigger Timer Low Register to determine the number of 100 nanosecond increments between trigger assertions.

The following diagram shows the bit pattern for the Trigger Timer Low Register.

	!				ı				1						34	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	1
Write-Only	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	TMR	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ĺ

**Bit(s)** 15:0

Mnemonic TMR15:0

Meaning

TIMER DATA 15 through 0 are write-only bits used to establish the interval at which trigger signals are asserted. This register is used in combination with the Trigger Timer High Register to determine the number of 100 nanoseconds increments between trigger assertions.

The Trigger Timer Control Register contains an enable bit that allows the timer to operate. This register also contains the 10 trigger source bits which determine the trigger signals to assert once the timer expires. Any trigger signal bit set to a one in this register is asserted once the timer expires. The following diagram shows the bit layout for the Trigger Timer Register.

,					,										34	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	:
Write-Only	TMR		,	Not Used	4		ECL	ECL	TTL								
write-Only	ENA			voi Oset	ı		TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	

Bit(s)	Mnemonic	Meaning
15	TMR ENA	TIMER ENABLE is a write-only bit used to enable and disable the
		timer from operating. Setting this bit to a one enables the timer and a zero disables the timer.
14:10	Not Used	These bits are not used and may be written with any data pattern.
9:8	ECL TG1:0	VXI ECL TRIGGER1 and 0 are write-only bits used to enable the assertion of the corresponding VXI ECL Trigger signal once the
		timer expires. A zero in a bit location prevents the signal from
7.0	TTT TO 7 A	being asserted once the timer expires.
7:0	TTL TG7:0	VXI TTL TRIGGER7 through 0 are write-only bits used to enable
		the assertion of the corresponding VXI TTL Trigger signal once the
		timer expires. A zero in a bit location prevents the signal from
		being asserted once the timer expires.

# **SBC Slave Mode Enable Register**

The SBC (Single Board Computer) Slave Mode Enable Register is a write-only register located at an offset of 38<sub>16</sub> from the A16 Logical Base Address of the V153. This register is used to enable accesses to the SBC slave mode functions. Please refer to the SBC manual for additional information on enabling these accesses on the SBC.

The V153's SBC can respond as a slave on the VXI*bus*. The V153 can respond to 255 megabyte block of extended space addresses (A32 address space). The RAM on the SBC can be accessed in both standard and extended address space.

This register provides access to setup and enable the VXI*bus* transfers to the SBC as a slave. Under VXI, there are 3 possible address spaces. The binary combination of the most significant two bits of this register are used to select which address space is written. Since the V153 only supports slave operations in A32 space, only 1 setting is possible. The following chart shows the address configuration selection.

CNTL1	CNTL0	Address Configuration Register
0	0	A32 Address
All Others		Reserved

The following diagram shows the bit patterns for the Address Configuration Register. The two most significant bits must be set as shown. The ENABLE bit enables or disables the specified slave address space. Setting the bit to a one enables the address space and disabled by setting this bit to a zero. The address bit specifications represents the VME address bits that are used during the compare to determine the address match in the A32 address space.

The following diagram shows the bit pattern for the Address Configuration Register.

:															38	h į
1	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write-Only	0	0			Not Use	d		ENA	A31	A30	A29	A28	A27	A26	A25	A24

## **Interrupt Status ID Register**

The Interrupt Status ID Register is a read-only register located at an offset of  $3A_{16}$  from the A16 Logical Base Address of the V153. This register is used to read the 16-bits of data received from the V153 during an interrupt acknowledge cycle on the VXIbus. Since the SBC only supports an 8-bit interrupt vector, an external mechanism has been provided to latch the entire 16-bits of interrupt vector information. The following diagram shows the bit pattern for the Interrupt Status ID Register.

:	:														3A	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Only	ISRC	ISRC	ISRC	ISRC	ISRC	ISRC	ISRC	ISRC	LA	LA	LA	LA	LS	LA	LA	LA
Noad-Only	7	6	5	4	3	2	1	0	128	64	32	16	8	4	2	1

Bit(s)	Mnemonic	Meaning
15:8	ISRC7:0	INTERRUPT SOURCE 7 through 0 are read-only bits which
		reflect the interrupt source bits set by the interrupting VXI module
		during the interrupt acknowledge cycle.
7:0	LA128:1	LOGICAL ADDRESS 128 through 1 are read-only bits used to
		determine the Logical Address of the interrupting VXI module.

# Miscellaneous Control Register

The Miscellaneous Control Register is a write-only register located at an offset of  $3C_{16}$  from the A16 Logical Base Address of the V153. This register is used to control which buried register is accessed through the Trigger Timer Configuration Register address. The following diagram shows the bit pattern for the Miscellaneous Control Register.

																30	h	
	15	14	13	12	11	10	9	8	7	6	5	4		3	2	1	0	1
Write-Only	RESL	RESL	RESL	RESL			*****			<b>N</b> 1.4		***********	•		******	VPStat		j
	3	. 2	1	0						Not	Used							


Bit(s)	Mnemonic	Meaning
15:12	RSEL3:0	REGISTER SELECT3 through 0 are write-only bits used to specify
		which buried register is to be accessed when writing to the Trigger
		Timer Configuration Register as shown in the table below.
11:0	Not Used	These bits must be set to a zero when writing to this register.

RSEL3	RSEL2	RSEL1	RSEL0	Register Accessed
0	0	0	0	Trigger Timer Low
0	0	0	1	Trigger Timer High
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	Reserved
0	1	0	1	Reserved
0	1	1	0	Reserved
0	1	1	1	Reserved
1	0	0	0	Trigger Timer Control
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

# **Chapter 4: Programming**

## **Software Layers**

A user application can access any of the 3 software layers for the set of services required. Each layer is tailored to a different level of access, so an application designer has the freedom to choose whatever layers are required.



#### KineticSystems VISA Layer

VISA provides the highest level of device type/platform independent access. Please consult the *KinteicSystems VISA Application Programming Interface* document that accompanied the VISA distribution for details on access provided by the VISA layer.

**Special Note:** Because of limitations of the VMIC library, block moves via the VISA layer (e.g., viMoveIn32(), viMoveOut16() etc.) can achieve optimal performance by acquiring DMA buffers from the V153 Plug-in layer, as detailed below. Without accessing through an appropriately acquired DMA buffer, block moves under VISA will be transformed by the VMIC layer to a sequence of single moves.

### VISA V153 Plug-in Layer

The V153 Plug-in layer provides all the services needed by the VISA layer to access the VMIC layer hardware drivers.

In addition, the V153 Plug-in layer negotiates between the VISA and VMIC layers on the acquisition of DMA buffers. Accessing these services is crucial for optimal performance for block move operations. VISA layer block moves using an ordinary user stack/global/malloc() buffers will be transformed by VMIC into a sequence of single moves, with an appropriate penalty in performance. VXICallocDMA() (see below) will allocate a DMA buffer from the VMIC layer and make VISA aware of it. Note that it is *not* sufficient to call the VMIC layer directly (i.e., vmeCallocCommonRAM(), and pass the acquired buffer into VISA, as VISA will not be aware that it is a DMA buffer. The V153 Plug-in also provides a buffer locking mechanism, for even further performance optimization in special cases.

# In all, the V153 Plug-in offers 3 API functions:

V15	V153 Plug-in Special Functions						
VXICallocDMA	Allocate a DMA buffer						
VXIFreeDMA	Free a previously allocated DMA buffer						
VXILockDMA	Locks/unlocks a DMA buffer						

#### **VXICallocDMA**

#### **Syntax**

void \*VXICallocDMA(long numElements, long elementSize)

#### Description

VXICallocDMA() allocates memory from the VMIC vmemgr library that can be used in DMA operations. The VMIC library supports both high level and low level operations. The high level operations take care of all memory allocations and locking, but are much slower. For better performance, an application can call VMIC vmemgr to allocate a DMA buffer and pass it in directly to the vmemgr access functions. VXICallocDMA() allocates a DMA buffer, and tracks it. If any portion of this buffer is subsequently passed into a block VISA function (e.g., viMoveInxxx() or viMoveOutxxx(), the operation will be handed off to the vmemgr code as a low level access. Otherwise, it will be handled as a high level access.

The user must use the VMEBus Access 'configure' utility to allocate DMA buffer space in their system. VXICallocVXI() can be called to return as many different buffers as the user has configured space for.

#### **Parameters**

numElements specifies the number of elements to allocate.

elementSize specifies the size of each element (in bytes) to allocate.

#### Return Values

A pointer to the memory block, or NULL on failure.

#### **VXIFreeDMA**

#### **Syntax**

void VXIFreeDMA(void \*pAddr)

#### **Description**

VXIFreeDMA() frees a block of memory previously allocated via VXICallocDMA().

#### **Parameters**

pAddr the buffer acquired from VXICallocDMA() to be freed.

#### Return Values

None

#### **VXILockDMA**

#### **Syntax**

#### **Description**

Locks or unlocks a DMA buffer previously allocated by VXICallocDMA(). If a DMA buffer is not locked and passed into a block VISA function such as viMoveOutxxx(), the buffer will be locked, the DMA transfer is performed, and then unlocked. Each lock takes setup time (a buffer must be locked before it can be used in a DMA transaction). VXILockDMA() allows the user to lock the buffer directly. If a locked buffer is passed into a block VISA function such as viMoveOutxxx(), manipulation of its lock status will be skipped, and it will be left locked. If a series of operations are to be performed between a given buffer and given vme address, optimal performance will be obtained by allocating a buffer using VXICallocDMA() and locking it, perform the block move operations, unlock and free.

If a locked buffer is passed to VXIFreeDMA(), it will be automatically unlocked.

The vmemgr library places limits on how many locks can be outstanding. If locking is used, every effort should be made to do the lock, use locked buffer, and unlock ASAP. Treat the locked address space as a critical resource.

The user need not lock the entire size of the buffer (i.e., the size parameter does not need to match the size of the buffer allocated by VXICallocDMA()). Only 1 lock is allowed per buffer, however.

#### **Parameters**

```
pAddr the buffer acquired from VXICallocDMA() to be locked.

vmeAddr starting vme address to lock

size number of bytes to lock

space vme address space of pAddr (VI_A24_SPACE or VI_A32_SPACE)

lock specifies a lock to be locked (1) or unlocked (0)
```

#### Return Values

Return Value	Description
VXI_SUCCESS	Lock status updated
VXI_ERROR_BAD_DMA_BUFFER	pAddr not allocated by VXICallocDMA()
VXI_ERROR_SYSTEM_ERROR	VMIC vme layer returned failure

#### Example

The following code illustrates the use of acquiring, locking and releasing a DMA buffer.

```
/*
* This code fragment will open an instrument, copy a 1K block of single word data from
* offset 0x1000 of its extended memory region, modify it, and write it back out.
*/
ViInt16 *pAddr;
ViSession iInstrHandle;
ViUInt32 baseAddress;
/*
 * Open the instrument at logical address 5
viOpen(rmSesn, "VXI::5::INSTR", VI NULL, VI NULL, &iInstrHandle);
/*
 * Get the base address of the module
viGetAttribute(iInstrHandle, VI ATTR MEM BASE, &baseAddress);
/*
 * Allocate a DMA buffer
pAddr = (short *) VXICallocDMA(1024, sizeof(short));
if (pAddr != NULL)
    /* lock the buffer down */
    if (VXILockDMA(pAddr,
                    baseAddress + 0x1000,
                    1024 * sizeof(short),
                    VI A32 SPACE,
                    1) == VXI SUCCESS)
    {
        viMoveIn16(iInstrHandle, VI A32 SPACE, 0x1000, 2048, pAddr);
        /* code here to update/modify data in pAddr */
        viMoveOut16(iInstrHandle, VI A32 SPACE, 0x1000, 2048, pAddr);
        /* unlock buffer; optional - freeing automatically unlocks */
        VXILockDMA (pAddr,
                    baseAddress + 0x1000,
                    2048,
                    VI_A32 SPACE,
                    0);
    }
```

```
/*
    * Free the buffer
    */
    VXIFreeDMA(pAddr);
```

# **Building an application**

Building an application will require including the appropriate header file(s) and linking to the appropriate lib file(s), as shown in the following table:

Software Layer	Header to include	Lib file to link to
KineticSystems VISA	visa.h	visa32.lib
VISA V153 Plug-in	pisavxi.h	pisadevimpvmicvxi.lib
VMIC Layer	vmemgr.h	vmemgr.lib

# **Chapter 5: VXI Triggers**

The V153 supports the eight VXI TTL trigger lines as well as the two VXI ECL trigger lines. These signals operate in the same manner as the VXI trigger lines. The V153 hardware supports the Stop/Start protocol and the Synchronous protocol for asserting the VXI trigger lines.

The Start/Stop protocol provides a mechanism to assert a trigger line under computer control and maintain the signal level until the trigger line is negated by programmed control. This can be useful for generating a trigger signal completed under computer control. The Synchronous protocol permits the V153 to generate a pulse on a trigger line for a duration of approximately 1.5 microseconds. The computer merely writes to the Trigger Source Register with the trigger signals to be asserted.

## **Synchronous Trigger Example:**

As an example, assume it is desired to apply a 1.5 microsecond pulse to VXI trigger line 2. The V153 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>. This can be accomplished by writing to the Trigger Source Register, at an offset of 32<sub>16</sub> from the A16 Logical Base Address of the V153, with the data set to 8804<sub>16</sub>.b

Shown in pseudocode, the trigger may be sourced as follows:

```
/* 16-bit A16 write to address 0xc032 with data of 0x8004 */
viOut16(ViSession, VI_A16_SPACE, 0x32, 0x8004);
```

## Start/Stop Trigger Example:

As an example, assume it is desired to apply assert VXI trigger line 5 and the ECL trigger line 0, wait for a period of time, negate ECL trigger 0, wait for a period of time, and then negate VXI trigger line 5. The V153 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>.

Shown in pseudocode, the trigger sequence can be sourced as follows:

```
/*
 * assert TTL trigger line 5 and ECL trigger line 0
 */
viOut16(ViSession, VI_A16_SPACE, 0x32, 0x120);
```

```
/*
  *delay for a period of time
  */
taskDelay ( 1 );

/*
  * negate ECL trigger line 0
  */
viOut16(ViSession, VI_A16_SPACE, 0x32, 0x4100);

/*
  * delay for a period of time
  */
taskDelay ( 1 );

/*
  * negate TTL trigger line 5
  */
viOut16(ViSession, VI A16 SPACE, 0x32, 0x4020);
```

The trigger lines may also be connected to a hardware timer to assert them at a predetermined interval. The interval counter (timer) is based off of the CLK10 10 megahertz VXIbus clock and contains 32 bits. When the timer expires, a 1.5 microsecond pulse is applied to the preselected trigger line(s). The 32-bit counter yields an interval from 2 microseconds to 429 seconds in 100 nanosecond increments. The 32-bit timer value is split into two 16-bit values that are loaded into the Trigger Timer High and Trigger Timer Low Registers. Please refer to the Trigger Timer Registers for additional information on timer operation.

As an example, assume it is desired to setup VXI TTL trigger line 4 to be pulsed every 1 millisecond. For this example, the Trigger Timer High Register must be loaded with 0, the Trigger Timer Low Register must be loaded with 2710<sub>16</sub>, and the Trigger Timer Control is loaded with 8010<sub>16</sub>. The V153 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>.

Shown in pseudocode, the trigger sequence can be setup as follows:

```
/*
  * set the register select bits to zero in the misc. control register
  */
viOut16(ViSession, VI_A16_SPACE, 0x3C, 0x00);

/*
  * load the timer data into the timer data low register
  */
viOut16(ViSession, VI_A16_SPACE, 0x34, 0x2710);
/*
```

```
* set register select bits to point to timer data high register
*/
viOut16(ViSession, VI_A16_SPACE, 0x3C, 0x1000);

/*
    * load the timer data into the time data high
    */
viOut16(ViSession, VI_A16_SPACE, 0x34, 0x00);

/*
    * set register select bits to point to timer control register
    */
viOut16(ViSession, VI_A16_SPACE, 0x3C, 0x8000);

/*
    * load enable timer and TTL line 4
    */
viOut16(ViSession, VI_A16_SPACE, 0x34, 0x8010);
```

After the timer is setup and enabled, a 1.5 microsecond pulse is generated on VXI TTL trigger line 4 every 1 millisecond. To stop the timer, the Timer Enable bit in the Timer Control Register must be set to zero.

Along with the ability to assert VXI/Front Panel trigger lines, the V153 can also respond to the assertion of these signals asserted by other devices. The V153 can respond to these signals by either polling or by an interrupt. Once an enabled trigger source is received by the V153, it is latched and 'held' until cleared by programmed control. To enable a specific trigger line source to be received by the V153, it must first be enabled in the Trigger Interrupt Mask Register located at an offset of 2E<sub>16</sub> from the A16 Logical Base Address of the V153. This register contains individual bit positions for each of the 10 trigger sources. The trigger sources include the eight VXI TTL trigger lines, two VXI ECL trigger lines. Each bit set to a one enables the trigger source to be latched by the V153. Once an enabled trigger source has been latched by the V153, it may be read through the Trigger Interrupt Source Register, located at an offset of 2E<sub>16</sub> from the A16 Logical Base Address. Any bit set to a one in this register may generate an interrupt request, if enabled. An interrupt source is any event that may generate an interrupt, if it is enabled in the Interrupt Control Register. The TRIGGER IN INTERRUPT ENABLE, the INTERRUPT REQUEST ENABLE and the INTERRUPT REQUEST SELECT bits must be set appropriately in order for an interrupt to be generated on the VXIbus. Please refer to the Interrupt Control Register section of this manual for additional information.

Once a trigger event has been latched and read through the Trigger Interrupt Source Register, it must be cleared before subsequent trigger events may be seen on that trigger line. The latched trigger source is cleared through the Trigger Interrupt Source Clear Register located at an offset of 30<sub>16</sub> from the A16 Logical Base Address. Any bit set to a one when the register is written causes the corresponding trigger source to be reset to zero and ready for additional captures. This same routine must be followed regardless of the mechanism used to determine that a trigger event occurred.

As an example, assume it is desired to respond to the assertion of VXI trigger line 0 by asserting trigger line 1. This can be accomplished by setting up the V153 to enable VXI trigger line 0 in the Trigger Interrupt Mask Register and waiting for the source to be set in the Trigger Interrupt Source Register. This routine is using the polling technique instead of an interrupt driven mechanism. For this example, the V153 is set for Logical Address 0, which results in a A16 Logical Base Address of C000<sub>16</sub>.

The pseudocode for this example is as follows:

```
/*
 * load interrupt mask register to enable VXI TTL trigger 0
viOut16(ViSession, VI A16 SPACE, 0x2E, 0x01);
/*
 * loop until trigger received (read of non zero)
 */
do
{
   * read the trigger interrupt source register
  viIn16(ViSession, VI A16 SPACE, 0x2E, &rdata);
} while (rdata == 0);
/*
 * write trigger interrupt source register to clear TTL trigger
* 0 bit.
* /
viOut16(ViSession, VI A16 SPACE, 0x30, 0x01);
/*
 * write trigger source register to pulse TTL trigger line 1
viOut16(ViSession, VI A16 SPACE, 0x32, 0x8002);
```

# Appendix A

## **Technical Support and Warranty**

KineticSystems warrants its standard hardware products to be free of defects in workmanship and materials for a period of one year from the date of shipment to the original end user. KineticSystems warrants its software products to conform to the software description applicable at the time of purchase for a period of ninety days from the date of shipment. Products purchased for resale by KineticSystems carry the original equipment manufacturer's warranty.

KineticSystems will, at its option, either repair or replace products that prove to be defective in materials or workmanship during the warranty period.

Transportation charges for shipping products to KineticSystems are prepaid by the purchaser, while charges for returning the repaired product to the purchaser, if located in the United States, are paid by KineticSystems. Return shipments are made by UPS, where available, unless the purchaser requests a premium method of shipment at his expense. The selected carrier is not the agent of KineticSystems, and KineticSystems assumes no liability relating to the services provided by the carrier.

The product warranty may vary outside the United States and does not include shipping, customs clearance or any other charges. Consult your local authorized representative for more information regarding specific warranty coverage and shipping details.

Product specifications and descriptions in this document subject to change without notice. KineticSystems specifically makes no warranty of fitness for a particular purpose or any other warranty either expressed or implied, except as is expressly set forth herein. This warranty does not cover product failures created by unauthorized modifications, product misuse or improper installation.

Products are not accepted for credit or exchange without prior written approval. If it is necessary to return a product for repair replacement or exchange, a Return Authorization (RA) Number must first be obtained from the Repair Service Center before shipping the product to KineticSystems.

Please take the following steps if you are having a problem and feel you may need to return a product for service:

Contact KineticSystems and discuss the problem with a Technical Service Engineer. Obtain a Return Authorization (RA) Number.

Initiate a purchase order for the estimated repair charge if the product is out of warranty.

Include with the product a description of the problem and the name of the technical contact person at your facility.

Ship the product prepaid with the RA Number marked on the outside of the package to:

#### KineticSystems Company, LLC

Repair Service Center 900 North State Street Lockport, IL 60441

Telephone: (815) 838-0005 Fax: (815) 838-4424

### **Feedback**

The purpose of this manual is to provide you with the information you need to make the V153 as easy as possible to understand and use. It is very important that the information is accurate, understandable and accessible. To help us continue to make this manual as "user friendly" as possible, we hope you will fill out this form and Fax it back to us at (815) 838-4424. Or mail a copy to KineticSystems Company, LLC 900 N. State, Lockport, IL 60441. Your input is very valuable.

Please rate each of the following.

The information in this manual is:

	Yes									No
Accurate	10	9	8	7	6	5	4	3	2	1
Readable	10	9	8	7	6	5	4	3	2	1
Easy to find	10	9	8	7	6	5	4	3	2	1
Well organized	10	9	8	7	6	5	4	3	2	1
Sufficient	10	9	8	7	6	5	4	3	2	1

We would appreciate receiving any thoughts you have about how we can improve this user's manual:

(Include additional sheets if needed) Name Phone

Company