# KineticSystems' Model



© Copyright 2006, 2007 DynamicSignals LLC. All rights reserved.

DynamicSignals LLC makes no representations that the use of its products in manner described in this publication will not infringe on existing or future patent rights, nor do the descriptions contained in this publication imply the granting of license to make, use, or sell equipment or software in accordance with the description.

No part of this publication may be reproduced, transmitted, or stored in any form, or by any means without the written permission of DynamicSignals.

Technical specifications contained within this publication are subject to change without notice.

V155 User's Manual Release 1.0

## **Table Of Contents**

Chapter 1: Introduction	1
Description	1
V155 Specifications	1
Front Panel	
Product Ordering Information	3
Related Products	
Chapter 2: Installation and Configuration	4
Unpacking the V155	4
Selecting Slot-0 Operation	
Selecting Non Slot-0 Operation	
Setting the Logical Address	
Installation	
Module Installation	
Operating System Installation	
Software Installation	
Chapter3: VXIbus Configuration Registers and Operational Registers	
ID/Logical Address Register	
Device Type Register	
Status/Control Register	
MODID Register	
Suffix High Register	
Suffix Low Register	
Serial Number High Register	
Serial Number Low Register	
Interrupt Status Register	.21
Interrupt Control Register	
Trigger Interrupt Mask/Trigger Interrupt Source Register	
Trigger Interrupt Source Clear Register	
Trigger Source Register	
Trigger Timer Configuration Register	.30
SBC Slave Mode Enable Register	. 33
Interrupt Status ID Register.	.34
Miscellaneous Control Register	. 35
Chapter 4: Programming	
Software Layers	.36
VMIC VME Layer	. 36
KineticSystems VISA Layer	. 36
Example	. 36
Building an application	.38
Chapter 5: VXI Triggers	
Synchronous Trigger Example:	. 39
Start/Stop Trigger Example:	.39

Appendix A	. 44
Technical Support and Warranty	
Feedback	

## **Chapter 1: Introduction**

## Description

The V155 is a single-width, C-size module that combines the performance of a Pentium Mbased computer with the functionality of a VXI Slot-0 controller. Alternatively, on-board strap options enable this module to be used as a VXI-based processor in non-Slot-0 applications.

The V155's optional External CD-ROM drive allows for the installation of a number of popular programming environments and compilers, including Microsoft Visual C++, Borland C++, and Microsoft Visual Basic.

For soft real-time applications, the V155 coupled with the Windows XP Pro operating system is a cost-effective and high-performance Slot-0 controller solution for your data collection needs.


## **V155 Specifications**

Item	Specification
Processor Options	Pentium M Processor 1.1 GHz
	Pentium M Processor 1.6 GHz
	Pentium M Processor 1.8 GHz
DDR SDRAM	Options available with 512Mbyte, 1Gbyte and 1.5Gbyte
Internal Hard Drive	40 GB IDE Hard Drive, contact KineticSystems for latest hard drive offerings
Timers and Watchdog Timer	Two 16-bit timers and two 32-bit timers and software programmable watchdog timer
Compact Flash Memory	Supports up to 2 GB of Compact Flash through secondary IDE port
RTC/NVSRAM	Real Time Clock and 32 KB of nonvolatile SRAM
Ethernet Interface	Dual Ethernet controllers supporting 10BaseT, 100BaseTX and 1000BaseT interfaces
PMC Slot	5 V signaling, types 1 and 2, 32-bit PCI bus, 66 MHz maximum
AGP Support	Internal AGP SVGA controller and Digital Visual Interface (DVI)
USB Port	Supports 2 USB Rev. 2.0
Environmental and Mechanical	
Temperature Range	
Operational	0 to +50 degrees C
Storage	-25 to 75 degrees C
Relative Humidity	0 to 86% non-condensing to 40 degrees C
Vibration and Shock	
Operating Vibration	9.8m/s <sup>2</sup> (1.0G), 5-500 Hz
Operating Shock	1470m/s <sup>2</sup> (150G)
Non-Operating Shock	6860m/s <sup>2</sup> (700G)
Power Requirements	
+5V	9500 mA
-5.2V	270 mA
-2V	96 mA
+12V	100 mA
-12V	100 mA

Technical specifications contained within this publication are subject to change without notice.

Table 1-1. Specifications

## **Front Panel**



The V155 font-panel has all the standard external connections for monitor, mouse, keyboard, Ethernet, USB, and COM ports.

- I PMC site for high speed reflective memory or high speed digital I/O.
- > The 4 Status LEDs (from left to right) indicate:
  - Boot LED—indicates BIOS boot in progress (red)
  - Power LED—indicates when power is applied; also indicates throttling by blinking slowly (green)
  - IDE LED—indicates when IDE activity is occurring (yellow)
  - VME LED—indicates VME SYSFAIL condition (red)
- > 2 USB ports support standard USB Interface Rev 2.0
- > 2 Ethernet ports:
  - 10/100—supports 10BaseT and 100BaseTX Ethernet options.
  - GBE—supports 10BaseT, 100BaseTX and Gigabit Ethernet options.
- Gigabit Ethernet LEDs
- The recessed RST button applies SYSRESET to the VME backplane and resets (reboots) the SBC microprocessor.
- > 1 RJ45 connector16550-compatible serial port.
- > 1 6-pin PS-2 combined keyboard and mouse connector.
- > 1 standard SVGA video connector.

## **Product Ordering Information**

 Model
 V155-AB14
 VMIC 7807 P4, 1.8 GHz, 1.5 GB, 40 GB Hard Disk

 Model
 V155-AB13
 VMIC 7807 P4, 1.8 GHz, 1 GB, 40 GB Hard Disk

 Model
 V155-AB12
 VMIC 7807 P4, 1.8 GHz, 512 MB, 40 GB Hard Disk

### **Related Products**

V155-EXCD External CD-ROM USB
V155-KBMS Keyboard and Mouse
LX40-ALA6 KineticSystems VISA Library
DX10-ALA6 VMIC Plug-In Driver
V155-OSIN Windows XP Pro Installed on Hard Disk
V155-BSP VMIC Board Support Package


## **Chapter 2: Installation and Configuration**

## **Unpacking the V155**

The Model V155 is shipped in an anti-static bag with a Styrofoam packing container. Carefully remove the module from its anti-static bag and prepare to set the various options to conform to the operating environment. Make sure that all anti-static precautions are taken to avoid damaging the module. Please take the following precautions when unpacking the module:

- When handling module, use a grounding strap or touch a grounded object.
- Touch the anti-static package to a metal part of your VXI chassis before removing the module from the package.
- Remove the module from the package and inspect the module for damage.
- Do not install the module into the VXI chassis until you are satisfied that the module exhibits no obvious mechanical damage and is configured to conform to the desiring operating environment.

The V155 requires various strap and switch selections to be set before installing the module in the VXI chassis, located as follows:




The V155 may be configured to operate as either a Slot0 controller or a non-Slot0 controller. When the V155 is the Slot0 controller, it must be located in the left-most slot (Slot0) and be set for Logical Address 0. If the V155 is not the Slot0 controller, it may be located in any other slot in the chassis and set for Logical Address 1 through 255. Selection of Slot-0/Non Slot-0 operation is made via settings of the SW1, SW3, and STP7 settings, as described below. By default, the V155 is shipped from the factory configured as a slot-0 controller.

## **Selecting Slot-0 Operation**

For Slot-0 operation, SW1, SW2, SW3, and STP7 should be configured as:


#### <u>SW1</u>

Switch	Position
1	down
2	down
3	down
4	up
5	down



#### <u>SW2</u>

Switch	Position
1	up
2	up
3	up
4	up
5 6	up
6	up
7	up
8	up



#### <u>SW3</u>

Switch	Position
1	left
2	right
3	left
4	left
5	left
6	right

#### <u>STP7</u>

Switch	Position
strap	down

SW3	
1	
2	
3	
4	
5	
6	



## **Selecting Non Slot-0 Operation**

For Non Slot-0 operation, SW1, SW3, and STP7 should be configured as:

#### <u>SW1</u>


Switch	
1	up
2	up
3	up
4	down
5	down


<u>SW3</u>

Switch	Position
1	left
2	left
3	right
4	left
5	right
6	left

#### <u>STP7</u>

Switch	Position
strap	up








Note that the logical address switch (SW2) must be configured to a value *not* 0 (not all up).

## **Setting the Logical Address**

The Logical address of the V155 module is set via SW2. The individual switches of SW2 represent a binary combination of numbers in the range of 0 to 255. The switch settings are made by depressing each Logical Address switch to the desired location. A switch that is in the DOWN position yields a bit set to a one. A switch that is in the UP position yields a bit set to a zero. The left-most switch corresponds to Logical Address bit 128 and the right-most switch corresponds to Logical Address bit 1, as shown below:

#### <u>SW2</u>

Switch	Weight
1	128
2	64 32
2 3	32
4	16
5 6	8
6	4
7	2
8	1



To statically assign a Logical Address to the V155, simply set the 8-position DIP switch to the desired Logical Address in the range of 0 through 254. This sets the Logical Address of the V155 and may only be altered by changing the setting on the DIP switch.

The V155 may also be Dynamically Configured. A device that is Dynamically Configured must have its Logical Address set to 255 ( $FF_{16}$ ). A device that is Dynamically Configured has its Logical Address set by the Resource Manager when the Logical Address Register of the V155 is written. Dynamic Configuration is used to avoid conflicts in setting up a device's Logical Address.

## Installation

#### **Module Installation**

After all the user selectable configuration parameters have been setup, the module may then be inserted into the VXI chassis. If the V155 is configured for Slot0 operation, insert the V155 into the left-most slot (Slot0) of the VXI chassis. For a non-Slot0 configuration, insert the V155 into any slot in the range of 1 through 13.

CAUTION:	TURN OFF MAINFRAME POWER BEFORE INSERTING OR REMOVING A VXI <i>bus</i> MODULE.
	REMEMBER TO REMOVE THE INTERRUPT ACKNOWLEDGE AND
WARNING:	BUS GRANT DAISY CHAIN JUMPERS BEFORE INSERTING A VXI MODULE

The VXI*bus* backplane must be properly configured before inserting a VXI module and applying power. The Interrupt Acknowledge jumper must be removed from the slot in which the VXI module is to be inserted. The Bus Grant jumpers must also be removed from the slot in which the VXI module is to be inserted. All unoccupied slot locations must have the Interrupt Acknowledge and Bus Grant jumpers installed so that the interrupt and grant continuity is not disrupted by any open slots. When using backplanes that auto-configure, these steps are not necessary since the installation of a VXI module in the chassis makes the required configuration occur.

#### **Operating System Installation**

Installation of the Operating System is performed exactly as if the V155 where an ordinary laptop or desktop system.

OS installation requires an external USB CD drive.

At this point in time, only Windows XP is supported.

#### **Software Installation**

The V155 can be operated as a VME-based controller by simply installing the included VMIC IO Works software and using their VMIC VMEbus Access API; the VMIC installation disk contains full on-line documentation.

The V155 can also be operated as a full VXI-based controller by purchasing the optional KineticSystems VISA & VISA VMIC Plug-in.

#### VMIC VMEbus Access

The VMIC VMEbus Access Software contains all the drivers and support files needed for VME access on the V155 SBC, and should be installed first. Insert the VMIC disk and run the appropriate setup.exe.

#### KineticSystems VISA Installation

If slot-0 VISA-level access is desired, KineticSystems VISA and the VISA VMIC Plug-in will need to be purchased separately and installed. Since the VISA VMIC Plug-in is built on top of the VMIC Access Software, the VMIC layer must always be installed even if no application program intends to directly access the VMIC API.

VISA is installed first. If KineticSystems VISA was already installed on the system as part of a previous KineticSystems product installation, this step is omitted. Insert the KineticSystems VISA disk and run the appropriate setup.exe.

The VISA VMIC Plug-in is installed last. Insert the KineticSystems VISA VMIC Plug-in disk and run the appropriate setup.exe.

#### **Directory Structure**

The V155 installation creates the directory structure shown below. Folders are represented by the  $(\rightarrow)$  symbol. Files are represented by the  $(\bullet)$  symbol.

#### →VXIPNP Root level (VPNPPATH)

→WINNT

 $\rightarrow$  Bin

- pisadevimpvmicvxi.dll
- pisa.dll
- resman.exe

#### $\rightarrow$ Include

- pisavxi.h
- visa.h
- visatype.h
- vpptype.h
- $\rightarrow$  Lib
  - $\rightarrow$  Cvi (appropriate for use in CVI compiler projects)
    - visa32.lib
  - $\rightarrow$  Msc (appropriate for use in Microsoft Visual C/C++ projects)
    - visa32.lib

#### →WinNT/Windows (System Root)

#### $\rightarrow$ system32

• visa32.dll

#### VMIC Plug-in Resman options

The KineticSystems VISA *resman* utility accesses the VISA device manager to probe for hardware installed on the system.

The VMIC Plug-in adds 1 new option to resman:

• --vmicDelay <timeout>

This option specifies the number of seconds to wait after SYSRESET before probing for VXI modules controlled by a V155. By default, there is a 5 second delay between the deassertion of SYSRESET and probing for hardware devices; this period allows devices time to perform their reset and self test routines. This option changes the length of the delay. timeout is in seconds.

Please consult your KineticSystems VISA manual for more information on resman.

## Chapter3: VXI*bus* Configuration Registers and Operational Registers

The following table shows the various registers located in A16 space for the V155:

A16 Offset	Write Access	Read Access
0016	Logical Address Register	Identification
0216	Reserved	Device Type Register
0416	Status/Control Register	Status/Control Register
0616	Reserved	Reserved
0816	MODID Register	MODID Register
0A <sub>16</sub>	Reserved	Reserved
0C <sub>16</sub>	Reserved	Reserved
0E <sub>16</sub>	Reserved	Reserved
10 <sub>16</sub>	Reserved	Reserved
12 <sub>16</sub>	Reserved	Reserved
14 <sub>16</sub>	Reserved	Reserved
16 <sub>16</sub>	Reserved	Reserved
18 <sub>16</sub>	Reserved	Reserved
1A <sub>16</sub>	Reserved	Reserved
$1C_{16}$	Reserved	Reserved
$1E_{16}$	Reserved	Reserved
2016	Reserved	Suffix High Register
22 <sub>16</sub>	Reserved	Suffix Low Register
24 <sub>16</sub>	Reserved	Serial Number High Register
2616	Reserved	Serial Number Low Register
2816	Reserved	Reserved
2A <sub>16</sub>	Reserved	Interrupt Status Register
2C <sub>16</sub>	Interrupt Control Register	Interrupt Control Register
2E <sub>16</sub>	Trigger Interrupt Mask	Trigger Interrupt Source
30 <sub>16</sub>	Trigger Interrupt Source Clear	Reserved
32 <sub>16</sub>	Trigger Source Register	Reserved
34 <sub>16</sub>	Trigger Timer Configuration Register	Reserved
3616	Reserved	Reserved
3816	SBC Slave Mode Configuration	Interrupt Status ID Register
3A <sub>16</sub>	Reserved	Reserved
3C <sub>6</sub>	Miscellaneous Control Register	Reserved

## **ID/Logical Address Register**

The ID/Logical Address Register is a write/read register located at an offset of 00<sub>16</sub> from the A16 Logical Base Address. A read operation to this register returns the Device Class, the addressing modes of the device's operational registers and the Manufacturers' Identification. A write operation to this register address is typically executed by the Resource Manager during a Dynamic Configuration allocation sequence. During the sequence, the Resource Manager allocates a Logical Address to the V155 by writing a logical address value to the least significant eight bits of this register. The format and bit assignments of this register are shown in the following diagram. Since this register has write-only and read-only bits, two bit patterns are shown.

On read transactions:

													-		001	1
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-only	1	1	1	1	1	1	1	1	0	0	1	0	1	0	0	1
	Cla Reg	ss = ister		essing = A16												

```
based
```

KineticSystems' Manufacturer ID = F29<sub>16</sub> (3881)

Bit(s) Mnemonic

#### Meaning

15:14 **Device Class** These bits are set to reflect the Device Class of the V155. This bit combination indicates that the V155 is a Register based Device. These bits are set to reflect the addressing mode(s) of the V155's 13:12 Address Space operational registers. Since all the communication registers of the V155 appear in A16 address space, the bits in this field are both set to one. Manufacturer This field reflects the manufacturer of a VXI device. This value is 11:0 3881(F29<sub>16</sub>) for KineticSystems.

On write transactions:

															00	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write-only		Not Used										Logical	Address	5		

<b>Bit(s)</b>	<b>Mnemonic</b>	<b>Meaning</b>
15:8	Not Used	These 8 bits are not used. A write operation to these bits has no effect on the V155.
7:0	128-LA1	Logical Address 128 through 1 are write-only bits used to set the V155's Logical Address during a Dynamic Configuration cycle executed by the Resource Manager. A Dynamic Configuration sequence is performed on a VXI module when its logical address has been set to 255 ( $FF_{16}$ ).

02h

## **Device Type Register**

The Device Type Register is a read-only register located at an offset of  $02_{16}$  from the A16 Logical Base Address of the V155. This register contains the Model Code of the V155. Since the V155 is an A16-only device, the entire 16-bits of this field is used for the Model Code.

Model Codes for VXI Slot0 devices must be in the range of  $00_{16}$  to FF<sub>16</sub>. Model Codes for non-Slot0 devices must be in the range of  $100_{16}$  to FFFF<sub>16</sub>. When the V155 is configured for non-Slot0 operation, the Model Code returned in this register is  $155_{16}$ . When the V155 is configured for Slot0 operation, the  $100_{16}$  bit is set to zero, yielding a Model Code of  $55_{16}$ .

V155 Model Codes:

155<sub>16</sub> for non-Slot0 configurations 55<sub>16</sub> for Slot0 configurations

The following diagram shows the bit pattern for the Device Type Register for both Slot0 and non-Slot0 configurations.

For Slot0 Configurations:

														04		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-only	0	0	0	0	0	0	0	0	0	1	0	1	0	1	0	1

For non-Slot0 Configurations:

			-											02h								
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0						
Read-only	0	0	0	0	0	0	0	1	0	1	0	1	0	1	0	1						

## Status/Control Register

The Status/Control Register is a write/read register located at an offset of  $04_{16}$  from the A16 Logical Base Address of the V155. This register contains write-only, read-only and write/read bits. This register is used to monitor the Module ID VXI signal, control the assertion of SYSFAIL, control Soft Reset, and check the status of the Power-On Self Test. The following two diagrams show the Status/Control Register, one for read accesses and one for write.

	ID*       Meaning         Mnemonic       Meaning         Not Used       This bit is not used and read as a zero.         MODID*       This bit is set to a one if the module is not selected with														04]	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-Write	0	MOD	1	1	1	1	1	1	1	1	1	1	RDY	PASS	SYS	SFT	
		ID*		-	-	-	-	-	-	-	-	-			INH	RST	
Bit(s)	Mn	emoni	ic							Mean	ing						
15	Not	Used		This b	oit is r	not us	ed an	d read	l as a	zero.							
14	МО	on the VXI P2 connector. A zero indicates that the module is selected by the MODID signal.															
13:4	Not	Used															
3	RD	Y		These bits are not used and read as ones. Ready is a read-only bit that is set to a one indicating successful completion of register initialization.													
2	PAS	PASS Pass is a read-only bit that is set to a one when the V155 has completed its power-on self-test without any errors. If an error occurs, this bit is set to a															
1	SYS	S INH			zero and the SYSFAIL signal is asserted by the V155. SYSFAIL INHIBIT. Reading this bit as a one indicates that the V155												
0	SFT	RST		prevented from driving the backplane SYSFAIL line. SFT RST This bit is read as a one when the V155 has been placed into the Soft Reset state. Writing this register with this bit set to a zero removes the V155 from the soft reset state.													

For read operations executed to the Status/Control Register:

															04]	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Write-only							Not	Used							SYS	SFT	
write-only							NOU	USEU							INH	RST	
<b>Bit(s)</b> 15:2	-	e <b>moni</b> Used	c	These	e bits	are no	t used	d for v		<b>Mean</b> operat	0						
1	SYS	INH		SYSFAIL INHIBIT is a write/read bit used to inhibit the V155 from asserting the backplane signal SYSFAIL. Setting this bit to a one disables the assertion of SYSFAIL and a zero enables the signal.													
0	SFT	RST		a one													

For write operations executed to the Status/Control Register:

## **MODID Register**

The MODID Register is a read/write register located at an offset of  $08_{16}$  from the A16 Logical Base Address of the V155. This register is only available when the V155 is configured as a Slot0 device. When the V155 is configured for non-Slot0 operation, the MODID Register is reserved.

The MODID Register is a write/read register used to control the MODID geographic addressing lines on the VXI P2 connector. Each of the 13 slots in the VXI chassis has an individual line that can be asserted and monitored through the MODID Register. Before any MODID lines can be asserted by the V155, the Output Enable bit (bit 13) of the register must be set to a one. When the outputs are enabled, setting a MODID bit location to a one asserts the associated MODID signal.

The data read from the MODID bits in this register do not necessarily reflect the state of the bits that were written to this register. Instead, a read of this register returns the actual state of each MODID line.

The following diagram shows the bit pattern for the MODID Register.

															<b>08</b>	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ł
Read-Write	1	1	MODID		MID	MID											
			Enable	12	11	10	9	8	7	6	5	4	3	2	1	0	

Bit(s)	Mnemonic	Meaning
15:14	Not Used	This bit is not used and read as a ones.
13	MODID Enable	OUTPUT ENABLE is a write/read bit used to enable or disable the V155 from driving the MODID signals. Setting this bit to a one enables the drivers and a zero disables them.
12:0	MID 12-0	MODULE ID 12 through 0 are write/read bits used to assert and monitor the MODID signals. Writing a bit with a one will assert (as indicated by a high state) the corresponding slot's MODID line.

## Suffix High Register

The Suffix High Register is a read-only register located at an offset of  $20_{16}$  from the A16 Logical Base Address of the V155. This register is used in combination with the Suffix Low Register to determine the module model number suffix. The Suffix High Register contains the first two ASCII characters of the suffix and the Suffix Low Register contains the last two characters. The suffix shown is for the V155-AA11 module.

The bit pattern for the Suffix High Register is as follows:

														20h										
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0								
Read-only	0	1	0	0	0	0	0	1	0	1	0	0	0	0	0	1								

....

## **Suffix Low Register**

The Module Suffix Low Register is a read-only register located at an offset of  $22_{16}$  from the A16 Logical Base Address of the V155. This register is used in combination with the Suffix High Register to determine the module model number suffix. The Suffix Low Register contains the last two ASCII characters of the suffix and the Suffix High Register contains the first two characters. The suffix shown is for the V155-AA11 module.

The bit pattern for the Suffix Low Register is as follows:

															22	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-only	0	0	1	1	0	0	0	1	0	0	1	1	0	0	0	1

## Serial Number High Register

The Serial Number High Register is a read-only register located at an offset of  $24_{16}$  from the A16 Logical Base Address of the V155. This register is used in conjunction with the Serial Number Low Register to define the serial number of the V155. The following diagram shows the bit pattern of the Serial Number High Register.

															24	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Devel Only	SN															
Read-Only	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

## **Serial Number Low Register**

The Serial Number Low Register is a read-only register located at an offset of 26<sub>16</sub> from the A16 Logical Base Address of the V155. This register is used in conjunction with the Serial Number High Register to define the serial number of the V155. The following diagram shows the bit pattern of the Serial Number Low Register.

															26	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Baad Only	SN															
Read-Only	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0

## Interrupt Status Register

The Interrupt Status Register is a read-only register located at an offset of 2A<sub>16</sub> from the A16 Logical Base Address of the V155. The contents of this register are enabled onto the VME*bus* during an interrupt acknowledge cycle. This register contains the Logical Address of the V155 in the lower 8-bits of the register and the upper 8-bits contains the cause/status of the interrupt. The lower 8-bits of this register return the Logical Address of the V155 only for interrupt acknowledges cycles. An I/O read of this field returns all 8-bits set to ones.

The V155 has two interrupt sources. One of the sources is from a pre-selected VXI Trigger input and the other source is from Location Monitors. The VXI interrupt sources are enabled through the Trigger Interrupt Mask Register located at offset  $2E_{16}$ . The Location Monitor interrupt sources are enabled through the Location Monitor Interrupt Control Register located at an offset of  $3A_{16}$ . These two registers must be appropriately enabled before the V155 can generate an interrupt source. The interrupt source(s) may then generate a VXI interrupt request when interrupts are enabled in the Interrupt Control Register located at an offset of  $2C_{16}$ .

The interrupt acknowledge cycle executed by the Interrupt Handler reads a 16-bit value from the V155. The lower 8-bits of this data reflects the Logical Address of the device generating the interrupt. The upper 8-bits reflects the cause of the interrupt. Of the upper 8-bits, only 2 of them are used by the V155. Once an interrupt acknowledges cycle occurs, the interrupt source bits that were set in this register when the interrupt vector was read are reset to zero. This will also occur when the Interrupt Status Register is read.

The format of the Interrupt Status Register is as follows:

2A	h																
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-Only	0	0	0	0	0	0	LOC	TRG	LA	LA	LA	LA	LA	LA	LA	LA	
							MON	IN	128	64	32	16	8	4	2	1	J
Bit(s)			moni	C				Mear									
15:10		Not I	Jsed		The	se bit	s are	not us	ed an	d read	d as ze	eros.					
9		LOC	MON	1	clea the Inte loca	r bit Loca rrupt tion	that is tion M Cont monit	s set v Monit rol R	vhen or Int egiste errup	INT an int terrup er. T t, the d.	errup ts ena 'o fin	t sour abled d out	rce is in th the	gener e Loc actual	ated l cation	by on Mon se of	e of itor the
8		TRG	IN		set trigg Reg	when ger i jister.	an i nput To f	nterru interr ind ou	pt so rupt so ut the	PT SC urce i source actua ce Re	is ger es in l caus	the the se of t	d by Trigg the tri	one o ger Ii gger i	of the nterru input	e enat pt M	oled Iask
7:0		LA12	28:1		the	V155	duri	ng an	inter	28 thro rupt a rn all	cknov			•			

## Interrupt Control Register

The Interrupt Control Register is a write/read register located at an offset  $2C_{16}$  from the A16 Logical Base Address of the V155. This register is used to configure the V155 for interrupt sourcing. The Interrupt Request Level, Interrupt Enable, and Interrupt Source Mask are contained in this register.

The format and description of the Interrupt Control Register are shown in the following diagram.

															20	<sup>c</sup> h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	ł
Read-Write	1	1	1	1	1	1	LOC MON*	TRG IN*	IR ENA*	1	IRQ S3	IRQ S2	IRQ S1	1	1	1	
<b>Bit(s)</b> 15:10		<b>Mnen</b> Not U			The	se bit		<b>Mea</b> not us	ning sed an	d read	d as o	nes.					
9		LOC	MON	*	used one Loc one	d to e of th ation	nable ne Lo Mon oles th	and of and of a cation itor In	disabl Mor nterru	e the nitor i pt Co	gene interro ntrol	ration upt so Regis	of a ources ster.	LE is a VXI s are Settir d a ze	interr enabl 1g thi	upt w ed in s bit	then the to a
8		TRG ]	IN*		enal the gen	ble ar enab eratec	nd dis led in l. Se	able 1 nterru tting	the ge pt so	enerat urces bit to	ion o in t	f a V he Ti	XI in tigger	rite/re terrup Inte the in	t whe rrupt	en on Masi	e of k is
7		IR EN	IA*		enal VM gen	ble/di E <i>bus</i>	sable . Se	the V etting	155 f this	rom g bit t	genera o a	ating a one	an int disabl	te/rea errupt es th nables	t requ e Vl	est to 55 f	the trom
6		Not U	sed		Thi	s bit i	s not	used a	and re	ad as	a one						
5:3		IRQS:	3:1		used	d to	select	the		ed int	errup		•	l are evel			

IRQ S3	IRQ S2	IRQ S1	Interrupt Request Level
0	0	0	IRQ7
0	0	1	IRQ6
0	1	0	IRQ5
0	1	1	IRQ4
1	0	0	IRQ3
1	0	1	IRQ2
1	1	0	IRQ1
1	1	1	Disconnected

The following chart shows the interrupt request level selections.

2:0

Not Used

These bits are not used and read as ones.

2Eh

## **Trigger Interrupt Mask/Trigger Interrupt Source Register**

The Trigger Interrupt Mask/Trigger Interrupt Source Register is located at an offset of  $2E_{16}$  from the A16 Logical Base Address of the V155. This register serves two purposes, depending on the direction of the transfer. A write operation to this register address accesses the Trigger Interrupt Mask Register. This register is used to enable and disable interrupts to the VXI bus on the occurrence of a trigger condition. Trigger conditions include the 8 VXI TTL Trigger lines and the two ECL VXI Trigger lines. A mask bit is set to a one to enable the interrupt source and set to a zero to disable the source.

The second register at this address is the Trigger Interrupt Source Register. This read-only register is used to determine which trigger event caused the interrupt source. Each bit read as a one was involved in generating the trigger interrupt source. After an interrupt has been generated and acknowledged, the Trigger Interrupt Source Clear Register must be written with data to clear the individual interrupt source.

The following two diagrams show the two registers.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Write-Only			Not I	lood			ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	
write-Only			NOL	Jseu			TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	
<b>Bit(s)</b> 15:10		Mne Not U	<b>moni</b> o Used	C			ts are the V		sed ai		l <b>eanir</b> ting tl	0	o one	s doe	s not	have	any
9:8		ECL	TG1:	0	gen Trig	eratio gger 1	n of	a VX asse	I interted.	rrupt A bi	wher it set	to a	corre one e	spond	ing V	nable /XI E interr	ECL
7:0		TTL	TG1:	0	gen Trig	eratio gger 1	n of	a VX asse	I interted.	rrupt A bi	wher it set	to a	corre one e	spond	ling V	nable /XI T interr	TL

Trigger Interrupt Mask Register (Write-Only):

Trigger	Interrupt Sou	urce Register (	Read-only):
---------	---------------	-----------------	-------------

		pt 00		iteg		(1.004)	a orn.	,,.							<b>2</b> E	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Read-Only			Not	Used			ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	
Read-Only			Not	0360			TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	ļ
<b>Bit(s)</b> 15:10	<b>Mner</b> Not U		e		The	se bit	s are :	not us	sed an		leanir d as z	0					
9:8	ECL	TG1:0	0		reac corr was	l as a respor enat	a one nding oled.	when VXI Read	n the ECL ling t	V15 Trig his b	1 an 5 has ger li it as n inter	rece ne an a zer	ived the o ind	the as Inter icates	ssertic rupt	on of Mask	the bit
7:0	TTL '	TG7:(	0		are corr was	read espor enat	as a c nding pled.	one w VXI Read	hen tl TTL ling t	he V1 Trigg his b	7 thr 55 ha ger li it as n inter	as rec ne an a zer	eived d the o ind	the a Inter icates	sserti rupt	on of Mask	the bit

## **Trigger Interrupt Source Clear Register**

The Trigger Interrupt Source Clear Register is a write-only register located at an offset of  $30_{16}$  from the A16 Logical base Address of the V155. This register is used to clear the Interrupt Source bits in the Trigger Interrupt Source Register once they have been set by the receipt of a preselected trigger input. Any bit location set to a one when writing to this register clears the corresponding Interrupt Source bit. Any bit set to a zero has not effect on the Interrupt Source.

The following diagram shows the bit layout for the Trigger Interrupt Source Clear Register.

															30	h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Write-Only			Not l	lead			ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	
write-Only			NOL	Useu			TG1	TG0	TG7	TG6	TG5	TG4	TG3	TG2	TG1	TG0	
<b>Bit(s)</b> 15:10		emor t Usec	-				ts are the V		0	Any	write	to th	ese b	it loc	ations	have	e no
9:8	EC	L TG	1:0		writ	e-onl	ECL y bit sourc	s use	ed to	clea	r the	cor	respo	nding	ECI		
7:0	TT]	L TGʻ	7:0		writ	e-onl	TTL ' y bit sourc	s use	ed to	clea	r the	e cor	respo	nding	TTI	0	

## **Trigger Source Register**

The Trigger Source Register is a write-only register located at an offset of  $32_{16}$  from the A16 Logical Base Address of the V155. This register is used to source the VXI ECL and VXI TTL. This register allows the trigger signals to be either asserted, negated or pulsed. The binary combination of bits 15 and 14 of this register determine what action is to be taken on the selected trigger signals. The following chart shows the binary combination of the control bits and the effect they have on the selected trigger signals.

CNTL1	<b>CNTL0</b>	Effect On Trigger Signal
0	0	Assertion
0	1	Negation
1	0	Pulse
1	1	Reserved

When a trigger is asserted through the Trigger Source Register, it remains asserted until either a reset condition occurs or the Trigger Source Register is written to negate the trigger signal. A pulsed output lasts for approximately 1.5 microseconds.

		0				•				00					32h	
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Write-Only	CNTL1	CNTLO		Not	Used		ECL TG0	ECL TG0	TTL TG7	TTL TG6	TTL TG5	TTL TG4	TTL TG3	TTL TG2	TTL TG1	TTL TG0
Bit(s)		Mner	nonic	•				Mear	ning							
15:14		CNTI	L1:0		to con sele	be pe nbinat ected	erforn tion c	ned o of the er sig	n the se bit nals.	request request request terms of the second	iested ermin previ	trigg e wha ous c	ger si at act hart s	gnal. ion to shows	The take the	peratio binar on th require ls.
13:10 9:8		Not U ECL		0	EC reg bits	L TR ister t to oc o whe	o allo cur to	ER 1 w the the V	and ( sele VXI E	) are ected ECL T	set to opera rigger	a o tion tines	ne wl specif 5. Anj	hen w ied b y trigg	vriting y the ger bi	ttern. to thi contro t set to er signa
7:0		TTL	TG7:(	)	reg to c	ister t occur en wi	o allo to the	w the VXI	selec TTL	ted op Frigge	peration er line	on spe s. Ar	ecified ny trig	l by tl gger b	ne cor it set t	g to thi atrol bit to a zer er signa

The following diagram shows the bit pattern for the Trigger Source Register.

## **Trigger Timer Configuration Register**

The Trigger Timer Configuration Register is a write-only register located at an offset of  $34_{16}$  from the A16 Logical Base Address of the V155. This register is used to configure the timer interval and specify the trigger signals to assert once the Trigger Timer expires. The Trigger Timer, which is a 32-bit modulo-n type counter, can be tied to any or all of the trigger signals. At a predetermined interval, the enabled trigger signals are pulsed for a period of approximately 1.5 microseconds.

The actual register accessed through this A16 address offset is determined by the four most significant bits of the Miscellaneous Control Register at offset  $3C_{16}$ . The binary combination of these four bits specify the register to be accessed as shown in the following table.

RSEL3	RSEL2	RSEL1	<b>RSEL0</b>	<b>Register Accessed</b>
0	0	0	0	Trigger Timer Low
0	0	0	1	Trigger Timer High
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	Reserved
0	1	0	1	Reserved
0	1	1	0	Reserved
0	1	1	1	Reserved
1	0	0	0	Trigger Timer Control
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

A Trigger Timer is configured by first loading the Trigger Timer High Register and Trigger Timer Low Register. The Trigger Timer Low Register is used in conjunction with the Trigger Timer High Register for establishing the timer interval. This 32-bit counter is programmable from 2 microseconds to 429 seconds in 100 nanosecond increments. The data value loaded into the combination of the Trigger Timer Low and High Registers is the number of 100 nanosecond increments between trigger assertions. For example, to obtain an interval of 1 millisecond, the 32-bit timer must be loaded with data set to 10000 ( $2710_{16}$ ). Therefore, the Trigger Timer High Register is loaded with 10000 ( $2710_{16}$ ).

2 41

		C	-								C	34h				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Weite Only	TMR															
Write-Only	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16

The following diagram shows the bit pattern for the Trigger Timer High Register.

Bit(s)MnemonicMeaning15:0TMR31:16TIMER DATA 31 through 16 are write-only bits used to establish<br/>the interval at which trigger signals are asserted. This register is<br/>used in combination with the Trigger Timer Low Register to<br/>determine the number of 100 nanosecond increments between<br/>trigger assertions.

The following diagram shows the bit pattern for the Trigger Timer Low Register.

														34h					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			
Write-Only	TMR																		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0			

Bit(s)MnemonicMeaning15:0TMR15:0TIMER DATA 15 through 0 are write-only bits used to establish<br/>the interval at which trigger signals are asserted. This register is<br/>used in combination with the Trigger Timer High Register to<br/>determine the number of 100 nanoseconds increments between<br/>trigger assertions.

34h

The Trigger Timer Control Register contains an enable bit that allows the timer to operate. This register also contains the 10 trigger source bits which determine the trigger signals to assert once the timer expires. Any trigger signal bit set to a one in this register is asserted once the timer expires. The following diagram shows the bit layout for the Trigger Timer Register.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Write Only	TMR			Not Used	4		ECL	ECL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	TTL	
Write-Only	ENA			NOT USED	1	TG1 TG0 TG7 TG6 TG5 T								TG3 TG2 TG1			
<b>Bit(s)</b> 15		-	moni CENA	-	<b>Meaning</b> TIMER ENABLE is a write-only bit used to enable and disable the timer from operating. Setting this bit to a one enables the timer and a zero disables the timer.												
14:10 9:8		Not U ECL	Used TG1:	0	These bits are not used and may be written with any data pattern VXI ECL TRIGGER1 and 0 are write-only bits used to enable t assertion of the corresponding VXI ECL Trigger signal once the timer expires. A zero in a bit location prevents the signal from									ble the			
7:0		TTL	TG7:	0	<ul> <li>being asserted once the timer expires.</li> <li>VXI TTL TRIGGER7 through 0 are write-only bits used to enable the assertion of the corresponding VXI TTL Trigger signal once the timer expires. A zero in a bit location prevents the signal from being asserted once the timer expires.</li> </ul>												

201.

## **SBC Slave Mode Enable Register**

The SBC (Single Board Computer) Slave Mode Enable Register is a write-only register located at an offset of 38<sub>16</sub> from the A16 Logical Base Address of the V155. This register is used to enable accesses to the SBC slave mode functions. Please refer to the SBC manual for additional information on enabling these accesses on the SBC.

The V155's SBC can respond as a slave on the VXI*bus*. The V155 can respond to 255 megabyte block of extended space addresses (A32 address space). The RAM on the SBC can be accessed in both standard and extended address space.

This register provides access to setup and enable the VXI*bus* transfers to the SBC as a slave. Under VXI, there are 3 possible address spaces. The binary combination of the most significant two bits of this register are used to select which address space is written. Since the V155 only supports slave operations in A32 space, only 1 setting is possible. The following chart shows the address configuration selection.

CNTL1	<b>CNTL0</b>	Address Configuration Register
0	0	A32 Address
All Others		Reserved

The following diagram shows the bit patterns for the Address Configuration Register. The two most significant bits must be set as shown. The ENABLE bit enables or disables the specified slave address space. Setting the bit to a one enables the address space and disabled by setting this bit to a zero. The address bit specifications represents the VME address bits that are used during the compare to determine the address match in the A32 address space.

The following diagram shows the bit pattern for the Address Configuration Register.

												3011					
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
Write-Only	0	0		I	Not Use	d		ENA	A31	A30	A29	A28	A27	A26	A25	A24	

## Interrupt Status ID Register

The Interrupt Status ID Register is a read-only register located at an offset of 38<sub>16</sub> from the A16 Logical Base Address of the V155. This register is used to read the 16-bits of data received from the V155 during an interrupt acknowledge cycle on the VXI*bus*. Since the SBC only supports an 8-bit interrupt vector, an external mechanism has been provided to latch the entire 16-bits of interrupt vector information. The following diagram shows the bit pattern for the Interrupt Status ID Register.

															38	h
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Read-Only	ISRC	LA	LA	LA	LA	LS	LA	LA	LA							
Read-Only	7	6	5	4	3	2	1	0	128	64	32	16	8	4	2	1

Bit(s)	Mnemonic	Meaning
15:8	ISRC7:0	INTERRUPT SOURCE 7 through 0 are read-only bits which
		reflect the interrupt source bits set by the interrupting VXI module
		during the interrupt acknowledge cycle.
7:0	LA128:1	LOGICAL ADDRESS 128 through 1 are read-only bits used to
		determine the Logical Address of the interrupting VXI module.

## **Miscellaneous Control Register**

The Miscellaneous Control Register is a write-only register located at an offset of  $3C_{16}$  from the A16 Logical Base Address of the V155. This register is used to control which buried register is accessed through the Trigger Timer Configuration Register address. The following diagram shows the bit pattern for the Miscellaneous Control Register.

													<b>3</b> C	h
	15	14	13	12	11	10	9	8 7	6	5	4 3	2	1	0
Write-Only	RESL	RESL	RESL	RESL					Not	Used				
write-Only	3	2	1	0					NOL	USEU				


Bit(s)	Mnemonic	Meaning
15:12	RSEL3:0	REGISTER SELECT3 through 0 are write-only bits used to specify
		which buried register is to be accessed when writing to the Trigger
		Timer Configuration Register as shown in the table below.
11:0	Not Used	These bits must be set to a zero when writing to this register.

RSEL3	RSEL2	RSEL1	<b>RSEL0</b>	<b>Register Accessed</b>
0	0	0	0	Trigger Timer Low
0	0	0	1	Trigger Timer High
0	0	1	0	Reserved
0	0	1	1	Reserved
0	1	0	0	Reserved
0	1	0	1	Reserved
0	1	1	0	Reserved
0	1	1	1	Reserved
1	0	0	0	Trigger Timer Control
1	0	0	1	Reserved
1	0	1	0	Reserved
1	0	1	1	Reserved
1	1	0	0	Reserved
1	1	0	1	Reserved
1	1	1	0	Reserved
1	1	1	1	Reserved

## **Chapter 4: Programming**

#### **Software Layers**

A user application can access either the VXI or VME layer software. Each layer is tailored to a different level of access, so an application designer has the freedom to choose whatever layer is required.



User application can link/dynamically load to either software layer to access the services required.

#### VMIC VME Layer

The VMEBus software comes with its own documentation and help files. Please consult this documentation for more details.

#### KineticSystems VISA Layer

VISA provides the highest level of device type/platform independent access. Please consult the *KinteicSystems VISA Application Programming Interface* document that accompanied the VISA distribution for details on access provided by the VISA layer.

**Special Note:** Because of limitations of the VMIC library, block moves via the VISA layer (e.g., viMoveIn32(), viMoveOut16() etc.) can achieve optimal performance by acquiring DMA buffers, as detailed below. Without accessing through an appropriately acquired DMA buffer, block moves under VISA will be transformed by the VMIC layer to a sequence of single moves.

A DMA buffer is acquired by opening a session to the controller memory resource ("VXI::MEMACC"), and calling viMemAlloc(). The pointer returned will be a pointer to memory on the local machine, allocated from the DMA buffer heap. Data should be placed in this buffer before a move out and read from here on a read in. In addition, the session of the instrument doing the move must have its VI\_ATTR\_DMA\_ALLOW\_EN attribute set to VI\_TRUE; the underlying hardware will not perform a true DMA operation if this attribute is not set. Note that if VI\_ATTR\_DMA\_ALLOW\_EN is VI\_TRUE and a VISA move operation is called with a buffer *not* allocated from the controller memory resource, the operation will fail.

#### Example

The following code illustrates the use of acquiring and releasing a DMA buffer.

```
/*
* This code fragment will open an instrument, copy a 1K block of single word data from
* offset 0x1000 of its extended memory region, modify it, and write it back out.
*/
ViInt16 *pAddr;
ViSession iInstrHandle, memHandle;
/*
 * Open the instrument at logical address 5
*/
viOpen(rmSesn, "VXI::5::INSTR",VI NULL,VI NULL,&iInstrHandle);
/*
* Open the controller memory resource
*/
viOpen(rmSesn, "VXI::MEMACC",VI NULL,VI NULL,&memHandle);
/*
 * Allocate a DMA buffer
*/
viMemAlloc(memHandle,1024 * sizeof(short),&pAddr);
/*
 * Set DMA attribute to allow DMA operations
 */
viSetAttribute(iInstrHandle, VI ATTR DMA ALLOW EN, VI TRUE);
viMoveIn16(iInstrHandle,VI A32 SPACE,
           0x1000,2048,pAddr);
/* code here to update/modify data in pAddr */
viMoveOut16(iInstrHandle,VI A32 SPACE,
             0x1000,2048,pAddr);
/*
* Free the buffer
 */
viMemFree(memHandle,pAddr);
/*
* Close memory resource
*/
viClose (memHandle);
```

## **Building an application**

Building an application will require including the appropriate header file(s) and linking to the appropriate lib file(s), as shown in the following table:

Software Layer	Header to include	Lib file to link to
KineticSystems VISA	visa.h	visa32.lib
VMIC Layer	vmemgr.h	vmemgr.lib

## **Chapter 5: VXI Triggers**

The V155 supports the eight VXI TTL trigger lines as well as the two VXI ECL trigger lines. These signals operate in the same manner as the VXI trigger lines. The V155 hardware supports the Stop/Start protocol and the Synchronous protocol for asserting the VXI trigger lines.

The Start/Stop protocol provides a mechanism to assert a trigger line under computer control and maintain the signal level until the trigger line is negated by programmed control. This can be useful for generating a trigger signal completed under computer control. The Synchronous protocol permits the V155 to generate a pulse on a trigger line for a duration of approximately 1.5 microseconds. The computer merely writes to the Trigger Source Register with the trigger signals to be asserted.

#### Synchronous Trigger Example:

As an example, assume it is desired to apply a 1.5 microsecond pulse to VXI trigger line 2. The V155 is set for Logical Address 0, which results in a A16 Logical Base Address of  $C000_{16}$ . This can be accomplished by writing to the Trigger Source Register, at an offset of  $32_{16}$  from the A16 Logical Base Address of the V155, with the data set to  $8804_{16}$ .b

Shown in pseudocode, the trigger may be sourced as follows:

/\* 16-bit A16 write to address 0xc032 with data of 0x8004 \*/

viOut16(ViSession, VI A16 SPACE, 0x32, 0x8004);

KineticSystems Visa also directly supports this operation via viAssertTrigger():

```
viSetAttribute(session,VI_ATTR_TRIG_ID,VI_TRIG_TTL2);
viAssertTrigger(session,VI_TRIG_PROT_SYNC);
```

#### Start/Stop Trigger Example:

As an example, assume it is desired to apply assert VXI trigger line 5 and the ECL trigger line 0, wait for a period of time, negate ECL trigger 0, wait for a period of time, and then negate VXI trigger line 5. The V155 is set for Logical Address 0, which results in a A16 Logical Base Address of  $C000_{16}$ .

Shown in pseudocode, the trigger sequence can be sourced as follows:

/\*
 \* assert TTL trigger line 5 and ECL trigger line 0

```
*/
viOut16(ViSession, VI A16 SPACE, 0x32, 0x120);
/*
*delay for a period of time
*/
taskDelay ( 1 );
/*
 * negate ECL trigger line 0
*/
viOut16(ViSession, VI A16 SPACE, 0x32, 0x4100);
/*
 * delay for a period of time
*/
taskDelay ( 1 );
/*
 * negate TTL trigger line 5
*/
viOut16(ViSession, VI A16 SPACE, 0x32, 0x4020);
```

In Visa, the same operation:

```
/*
 * Turn on trigger ECL0
 */
viSetAttribute(session, VI ATTR TRIG ID, VI TRIG ECL0);
viAssertTrigger(session, VI TRIG PROT ON);
/*
* Turn on trigger TTL5
*/
viSetAttribute (session, VI ATTR TRIG ID, VI TRIG TTL5);
viAssertTrigger(session, VI TRIG PROT ON);
/*
* Delay for a period of time
 */
taskDelay ( 1 );
/*
* negate ECL trigger line 0
*/
viSetAttribute(session, VI ATTR TRIG ID, VI TRIG ECL0);
viAssertTrigger(session, VI TRIG PROT OFF);
```

/\*

```
* Delay for a period of time
*/
taskDelay ( 1 );
/*
 * negate TTL trigger line 5
 */
viSetAttribute(session,VI_ATTR_TRIG_ID,VI_TRIG_TTL5);
viAssertTrigger(session,VI_TRIG_PROT_OFF);
```

The trigger lines may also be connected to a hardware timer to assert them at a predetermined interval. The interval counter (timer) is based off of the CLK10 10 megahertz VXI*bus* clock and contains 32 bits. When the timer expires, a 1.5 microsecond pulse is applied to the preselected trigger line(s). The 32-bit counter yields an interval from 2 microseconds to 429 seconds in 100 nanosecond increments. The 32-bit timer value is split into two 16-bit values that are loaded into the Trigger Timer High and Trigger Timer Low Registers. Please refer to the Trigger Timer Registers for additional information on timer operation.

As an example, assume it is desired to setup VXI TTL trigger line 4 to be pulsed every 1 millisecond. For this example, the Trigger Timer High Register must be loaded with 0, the Trigger Timer Low Register must be loaded with  $2710_{16}$ , and the Trigger Timer Control is loaded with  $8010_{16}$ . The V155 is set for Logical Address 0, which results in a A16 Logical Base Address of  $C000_{16}$ .

Shown in pseudocode, the trigger sequence can be setup as follows:

```
/*
* set the register select bits to zero in the misc. control register
*/
viOut16(ViSession, VI A16 SPACE, 0x3C, 0x00);
/*
 * load the timer data into the timer data low register
 */
viOut16(ViSession, VI A16 SPACE, 0x34, 0x2710);
/*
 * set register select bits to point to timer data high register
 */
viOut16(ViSession, VI A16 SPACE, 0x3C, 0x1000);
/*
* load the timer data into the time data high
 */
viOut16(ViSession, VI A16 SPACE, 0x34, 0x00);
/*
* set register select bits to point to timer control register
```

\*/
viOut16(ViSession, VI\_A16\_SPACE, 0x3C, 0x8000);
/\*
 \* load enable timer and TTL line 4
 \*/
viOut16(ViSession, VI A16 SPACE, 0x34, 0x8010);

After the timer is setup and enabled, a 1.5 microsecond pulse is generated on VXI TTL trigger line 4 every 1 millisecond. To stop the timer, the Timer Enable bit in the Timer Control Register must be set to zero.

Along with the ability to assert VXI/Front Panel trigger lines, the V155 can also respond to the assertion of these signals asserted by other devices. The V155 can respond to these signals by either polling or by an interrupt. Once an enabled trigger source is received by the V155, it is latched and 'held' until cleared by programmed control. To enable a specific trigger line source to be received by the V155, it must first be enabled in the Trigger Interrupt Mask Register located at an offset of 2E<sub>16</sub> from the A16 Logical Base Address of the V155. This register contains individual bit positions for each of the 10 trigger sources. The trigger sources include the eight VXI TTL trigger lines, two VXI ECL trigger lines. Each bit set to a one enables the trigger source to be latched by the V155. Once an enabled trigger source has been latched by the V155, it may be read through the Trigger Interrupt Source Register, located at an offset of 2E<sub>16</sub> from the A16 Logical Base Address. Any bit set to a one in this register may generate an interrupt request, if enabled. An interrupt source is any event that may generate an interrupt, if it is enabled in the Interrupt Control Register. The TRIGGER IN INTERRUPT ENABLE, the INTERRUPT REQUEST ENABLE and the INTERRUPT REQUEST SELECT bits must be set appropriately in order for an interrupt to be generated on the VXIbus. Please refer to the Interrupt Control Register section of this manual for additional information.

Once a trigger event has been latched and read through the Trigger Interrupt Source Register, it must be cleared before subsequent trigger events may be seen on that trigger line. The latched trigger source is cleared through the Trigger Interrupt Source Clear Register located at an offset of  $30_{16}$  from the A16 Logical Base Address. Any bit set to a one when the register is written causes the corresponding trigger source to be reset to zero and ready for additional captures. This same routine must be followed regardless of the mechanism used to determine that a trigger event occurred.

As an example, assume it is desired to respond to the assertion of VXI trigger line 0 by asserting trigger line 1. This can be accomplished by setting up the V155 to enable VXI trigger line 0 in the Trigger Interrupt Mask Register and waiting for the source to be set in the Trigger Interrupt Source Register. This routine is using the polling technique instead of an interrupt driven mechanism. For this example, the V155 is set for Logical Address 0, which results in a A16 Logical Base Address of  $C000_{16}$ .

The pseudocode for this example is as follows:

```
/*
 * load interrupt mask register to enable VXI TTL trigger 0
 */
viOut16(ViSession, VI_A16_SPACE, 0x2E, 0x01);
```

```
/*
 * loop until trigger received (read of non zero)
 */
do
{
  /*
  * read the trigger interrupt source register
  */
 viIn16(ViSession, VI A16 SPACE, 0x2E, &rdata);
} while (rdata == 0);
/*
 * write trigger interrupt source register to clear TTL trigger
* 0 bit.
*/
viOut16(ViSession, VI A16 SPACE, 0x30, 0x01);
/*
 * write trigger source register to pulse TTL trigger line 1
*/
viOut16(ViSession, VI A16 SPACE, 0x32, 0x8002);
```

# **Appendix A**

## **Technical Support and Warranty**

DynamicSignals warrants its standard hardware products to be free of defects in workmanship and materials for a period of one year from the date of shipment to the original end user. DynamicSignals warrants its software products to conform to the software description applicable at the time of purchase for a period of ninety days from the date of shipment. Products purchased for resale by DynamicSignals carry the original equipment manufacturer's warranty.

DynamicSignals will, at its option, either repair or replace products that prove to be defective in materials or workmanship during the warranty period.

Transportation charges for shipping products to DynamicSignals are prepaid by the purchaser, while charges for returning the repaired product to the purchaser, if located in the United States, are paid by DynamicSignals. Return shipments are made by UPS, where available, unless the purchaser requests a premium method of shipment at his expense. The selected carrier is not the agent of DynamicSignals, and DynamicSignals assumes no liability relating to the services provided by the carrier.

The product warranty may vary outside the United States and does not include shipping, customs clearance or any other charges. Consult your local authorized representative for more information regarding specific warranty coverage and shipping details.

Product specifications and descriptions in this document subject to change without notice. DynamicSignals specifically makes no warranty of fitness for a particular purpose or any other warranty either expressed or implied, except as is expressly set forth herein. This warranty does not cover product failures created by unauthorized modifications, product misuse or improper installation.

Products are not accepted for credit or exchange without prior written approval. If it is necessary to return a product for repair replacement or exchange, a Return Authorization (RA) Number must first be obtained from the Repair Service Center before shipping the product to DynamicSignals.

Please take the following steps if you are having a problem and feel you may need to return a product for service:

Contact DynamicSignals and discuss the problem with a Technical Service Engineer. Obtain a Return Authorization (RA) Number.

Initiate a purchase order for the estimated repair charge if the product is out of warranty. Include with the product a description of the problem and the name of the technical contact person at your

facility.

Ship the product prepaid with the RA Number marked on the outside of the package to:

#### **DynamicSignals LLC**

Repair Service Center 900 North State Street Lockport, IL 60441

Telephone: (815) 838-0005 Fax: (815) 838-4424

## Feedback

The purpose of this manual is to provide you with the information you need to make the V155 as easy as possible to understand and use. It is very important that the information is accurate, understandable and accessible. To help us continue to make this manual as "user friendly" as possible, we hope you will fill out this form and Fax it back to us at (815) 838-4424. Or mail a copy to: DynamicSignals LLC 900 N. State St., Lockport, IL 60441. Your input is very valuable.

Please rate each of the following.

The information	in th	is ma	anual is:										
Yes													
Accurate	10	9	8	7	6	5	4	3	2	1			
Readable	10	9	8	7	6	5	4	3	2	1			
Easy to find	10	9	8	7	6	5	4	3	2	1			
Well organized	10	9	8	7	6	5	4	3	2	1			
Sufficient	10	9	8	7	6	5	4	3	2	1			

We would appreciate receiving any thoughts you have about how we can improve this user's manual:

(Include additional sheets if needed) Name Phone

Company